Freescale Semiconductor DSP56366 User Manual

Page 286

Advertising
background image

Equates

DSP56366 24-Bit Digital Signal Processor User Manual, Rev. 4

B-20

Freescale Semiconductor

; control bits in HCKR

M_HFM1 EQU 13 ; SHI Filter Model (HFM1)

M_HFM0 EQU 12 ; SHI Filter Model (HFM0)

M_HDM7 EQU 10 ; SHI Divider Modulus Select (HDM7)

M_HDM6 EQU 9 ; SHI Divider Modulus Select (HDM6)

M_HDM5 EQU 8 ; SHI Divider Modulus Select (HDM5)

M_HDM4 EQU 7 ; SHI Divider Modulus Select (HDM4)

M_HDM3 EQU 6 ; SHI Divider Modulus Select (HDM3)

M_HDM2 EQU 5 ; SHI Divider Modulus Select (HDM2)

M_HDM1 EQU 4 ; SHI Divider Modulus Select (HDM1)

M_HDM0 EQU 3 ; SHI Divider Modulus Select (HDM0)

M_HRS EQU 2 ; SHI Prescalar Rate Select (HRS)

M_CPOL EQU 1 ; SHI Clock Polarity (CPOL)

M_CPHA EQU 0 ; SHI Clock Phase (CPHA)

;------------------------------------------------------------------------

;

; EQUATES for ESAI_1 Registers

; register bit equates can be the same as for the ESAI register bit equates.

;------------------------------------------------------------------------

; Register Addresses

M_EMUXR EQU

$FFFFAF

; MUX PIN CONTROL REGISTER (EMUXR)

M_RSMB_1 EQU $FFFF9C ; ESAI_1 Receive Slot Mask Register B (RSMB_1)

M_RSMA_1 EQU $FFFF9B ; ESAI_1 Receive Slot Mask Register A (RSMA_1)

M_TSMB_1 EQU $FFFF9A ; ESAI_1 Transmit Slot Mask Register B (TSMB_1)

M_TSMA_1 EQU $FFFF99 ; ESAI_1 Transmit Slot Mask Register A (TSMA_1)

M_RCCR_1 EQU $FFFF98 ; ESAI_1 Receive Clock Control Register (RCCR_1)

Advertising