Freescale Semiconductor DSP56366 User Manual

Page 279

Advertising
background image

Equates

DSP56366 24-Bit Digital Signal Processor User Manual, Rev. 4

Freescale Semiconductor

B-13

M_BA1W EQU $3E0 ; Area 1 Wait Control Mask (BA1W0-BA14)

M_BA1W0 EQU 5 ;Area 1 Wait Control Bit 0

M_BA1W1 EQU 6 ;Area 1 Wait Control Bit 1

M_BA1W2 EQU 7 ;Area 1 Wait Control Bit 2

M_BA1W3 EQU 8 ;Area 1 Wait Control Bit 3

M_BA1W4 EQU 9 ;Area 1 Wait Control Bit 4

M_BA2W EQU $1C00 ; Area 2 Wait Control Mask (BA2W0-BA2W2)

M_BA2W0 EQU 10 ;Area 2 Wait Control Bit 0

M_BA2W1 EQU 11 ;Area 2 Wait Control Bit 1

M_BA2W2 EQU 12 ;Area 2 Wait Control Bit 2

M_BA3W EQU $E000 ; Area 3 Wait Control Mask (BA3W0-BA3W3)

M_BA3W0 EQU 13 ;Area 3 Wait Control Bit 0

M_BA3W1 EQU 14 ;Area 3 Wait Control Bit 1

M_BA3W2 EQU 15 ;Area 3 Wait Control Bit 2

M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)

M_BDFW0 EQU 16 ;Default Area Wait Control bit 0

M_BDFW1 EQU 17 ;Default Area Wait Control bit 1

M_BDFW2 EQU 18 ;Default Area Wait Control bit 2

M_BDFW3 EQU 19 ;Default Area Wait Control bit 3

M_BDFW4 EQU 20 ;Default Area Wait Control bit 4

M_BBS EQU 21 ; Bus State

M_BLH EQU 22 ; Bus Lock Hold

M_BRH EQU 23 ; Bus Request Hold

; DRAM Control Register

M_BCW EQU $3 ; In Page Wait States Bits Mask (BCW0-BCW1)

M_BCW0 EQU 0 ; In Page Wait States Bit 0

M_BCW1 EQU 1 ; In Page Wait States Bit 1

M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1)

Advertising