Freescale Semiconductor DSP56366 User Manual

Page 302

Advertising
background image

JTAG BSDL

DSP56366 24-Bit Digital Signal Processor User Manual, Rev. 4

C-2

Freescale Semiconductor

CAS_:out

bit;

EXTAL:in

bit;

CVCC:linkage

bit_vector(0 to 1);

CGND:linkage

bit_vector(0 to 1);

TA_:in

bit;

BR_:buffer

bit;

BB_:inout

bit;

WR_:out

bit;

RD_:out

bit;

BG_:in

bit;

A:out

bit_vector(0 to 17);

AVCC:linkage

bit_vector(0 to 2);

AGND:linkage

bit_vector(0 to 3);

D:inout

bit_vector(0 to 23);

DVCC:linkage

bit_vector(0 to 3);

DGND:linkage

bit_vector(0 to 3);

MODD:in

bit;

MODC:in

bit;

MODB:in

bit;

MODA:in

bit;

MOSI:inout

bit;

SDA:inout

bit;

SDO41_1:inout

bit;

SDO50_1:inout

bit;

FST_1:inout

bit;

FSR_1:inout

bit;

SCKR_1:inout

bit;

SCKT_1:inout

bit);

use STD_1149_1_1994.all;

attribute COMPONENT_CONFORMANCE of DSP56366 : entity is "STD_1149_1_1993";

attribute PIN_MAP of DSP56366 : entity is PHYSICAL_PIN_MAP;

constant TQFP144 : PIN_MAP_STRING :=

"SCK: 1, " &

"SS_: 2, " &

"HREQ_: 3, " &

"SDO0: 4, " &

"SDO1: 5, " &

"SDOI23: 6, " &

"SDOI32: 7, " &

"SVCC: (8, 25), " &

"SGND: (9, 26), " &

"SDOI41: 10, " &

"SDOI50: 11, " &

"FST: 12, " &

"FSR: 13, " &

"SCKT: 14, " &

"SCKR: 15, " &

"HSCKT: 16, " &

"HSCKR: 17, " &

"QVCC: (18, 56, 91, 126), " &

"QGND: (19, 54, 90, 127), " &

Advertising