Freescale Semiconductor DSP56366 User Manual

Page 321

Advertising
background image

Host Interface—Quick Reference

DSP56366 24-Bit Digital Signal Processor User Manual, Rev. 4

Freescale Semiconductor

D-13

HPCR

0

HGEN

Host GPIO Enable

0

1

GPIO pin disconnected

GPIO pins active

0

-

-

1

HA8EN

Host Address Line 8
Enable

0

HA8/HA1 = GPIO

this bit is treated
as 1 if HMUX=0

this bit is treated
as 0 if HEN=0

0

-

-

1

HA8/HA1 = HA8/HA1

2

HA9EN

Host Address Line 9
Enable

0

HA9/HA2 = GPIO

this bit is treated
as 1 if HMUX=0

this bit is treated
as 0 if HEN=0

0

-

-

1

HA9/HA2 = HA9/HA2

3

HCSEN

Host Chip Select Enable

0

1

HCS/HA10 = GPIO

HCS/HA10 = HCS/HA10

this bit is treated
as 0 if HEN=0

0

-

-

4

HREN

Host Request Enable

0

HOREQ/HTRQ = GPIO

HACK/HRRQ=GPIO

this bit is treated
as 0 if HEN=0

0

-

-

1

HOREQ/HTRQ=HOREQ/HTRQ

HACK/HRRQ=HACK/HRRQ

5

HAEN

Host Acknowledge Enable

0

HACK/HRRQ = GPIO

this bit is ignored if
HDRQ=1

this bit is treated
as 0 if HREN=0

this bit is treated
as 0 if HEN=0

0

-

-

1

HACK/HRRQ= HACK

6

HEN

Host Enable

0

1

Host Port=GPIO

Host Port Active

0

-

-

8

HROD

Host Request Open Drain

0

1

HOREQ/HTRQ/HRRQ=driven

HOREQ/HTRQ/HRRQ=open drain

this bit is ignored if
HEN=0

0

-

-

9

HDSP

Host Data Strobe Polarity

0

1

HDS/HRD/HWR active low

HDS/HRD/HWR active high

this bit is ignored if
HEN=0

0

-

-

10

HASP

Host Address Strobe
Polarity

0

1

HAS active low

HAS active high

this bit is ignored if
HEN=0

0

-

-

11

HMUX

Host Multiplxed Bus

0

1

Separate address and data lines

Multiplexed address/data

this bit is ignored if
HEN=0

0

-

-

12

HDDS

Host Dual Data Strobe

0

1

Single Data Strobe (HDS)

Double Data Strobe (HWR, HRD)

this bit is ignored if
HEN=0

0

-

-

13

HCSP

Host Chip Select Polarity

0

1

HCS active low

HCS active high

this bit is ignored if
HEN=0

0

-

-

14

HRP

Host Request polarity

0

1

HOREQ/HTRQ/HRRQ active low

HOREQ/HTRQ/HRRQ active high

this bit is ignored if
HEN=0

0

-

-

15

HAP

Host Acknowledge Polarity

0

1

HACK active low

HACK active high

this bit is ignored if
HEN=0

0

-

-

Table D-4. HDI08 Programming Model (continued)

Reg

Bit

Comments

Reset Type

Num

Mnemonic

Name

Val

Function

HW /

SW

IR

ST

Advertising