Master bfm protocol support, Master timing and events, Master bfm configuration – Altera Mentor Verification IP Altera Edition AMBA AXI4-Lite User Manual

Page 152: Table 8-1. master bfm signal width parameters

Advertising
background image

Mentor Verification IP AE AXI4-Lite User Guide, V10.3

152

VHDL Master BFM
Master BFM Protocol Support

April 2014

Master BFM Protocol Support

The AXI4-Litemaster BFM supports the AMBA AXI4 protocol with restrictions detailed in

Protocol Restrictions

” on page 17.

Master Timing and Events

For detailed timing diagrams of the protocol bus activity and details of the following master
BFM API timing and events, refer to the relevant AMBA AXI Protocol Specification chapter.

The AMBA AXI Protocol Specification does not define any timescale or clock period with
signal events sampled and driven at rising ACLK edges. Therefore, the master BFM does not
contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold
times specified in units of simulator time-steps.

Master BFM Configuration

The master BFM supports the full range of signals defined for the AMBA AXI Protocol
Specification. It has parameters you can use to configure the widths of the address and data
signals, and transaction fields to configure timeout factors, setup and hold times, and so on.

You can change the address and data signal widths from their default settings by assigning them
new values, usually performed in the top-level module of the test bench. These new values are
then passed into the master BFM via a parameter port list of the master BFM component.

Table 8-1

lists the parameter names for the address and data signals, and their default values.

Table 8-1. Master BFM Signal Width Parameters

Signal Width Parameter

Description

AXI4_ADDRESS_WIDTH

Address signal width in bits. This applies to the
ARADDR and AWADDR signals. Refer to the AMBA
AXI Protocol Specification for more details. Default: 32.

AXI4_RDATA_WIDTH

Read data signal width in bits. This applies to the
RDATA signals. Refer to the AMBA AXI Protocol
Specification for more details. Default: 64.

AXI4_WDATA_WIDTH

Write data signal width in bits. This applies to the
WDATA signals. Refer to the AMBA AXI Protocol
Specification for more details. Default: 64.

index

Uniquely identifies a Master BFM instance. It must be set
to a different value for each Master BFM in the system.
Default: 0.

Advertising