5 background debug mode (bdm), 1 cpu halt, 5 background debug mode (bdm) -19 – Freescale Semiconductor ColdFire MCF52210 User Manual

Page 515: 1 cpu halt -19, Section 28.5.1, “cpu halt

Advertising
background image

Debug Module

MCF52211 ColdFire® Integrated Microcontroller Reference Manual, Rev. 2

Freescale Semiconductor

28-19

28.5

Background Debug Mode (BDM)

The ColdFire family implements a low-level system debugger in the microprocessor in a dedicated
hardware module. Communication with the development system is managed through a dedicated,
high-speed serial command interface. Although some BDM operations, such as CPU register accesses,
require the CPU to be halted, other BDM commands, such as memory accesses, can be executed while the
processor is running.

BDM is useful because:

In-circuit emulation is not needed, so physical and electrical characteristics of the system are not
affected.

BDM is always available for debugging the system and provides a communication link for
upgrading firmware in existing systems.

Provides high-speed cache downloading (500 Kbytes/sec), especially useful for flash
programming

Provides absolute control of the processor, and thus the system. This feature allows quick hardware
debugging with the same tool set used for firmware development.

28.5.1

CPU Halt

Although most BDM operations can occur in parallel with CPU operations, unrestricted BDM operation
requires the CPU to be halted. The sources that can cause the CPU to halt are listed below in order of
priority:

1. A catastrophic fault-on-fault condition automatically halts the processor.

2. A hardware breakpoint trigger can generate a pending halt condition similar to the assertion of

BKPT. This type of halt is always first marked as pending in the pocessor, which samples for
pending halt and interrupt conditions once per instruction. When a pending condition is asserted,
the processor halts execution at the next sample point. See

Section 28.6.1, “Theory of Operation”

.

Table 28-17. Address, Access Size, and Operand Data Location

Address[1:0]

Access Size

Operand Location

00

Byte

D[31:24]

01

Byte

D[23:16]

10

Byte

D[15:8]

11

Byte

D[7:0]

0x

Word

D[31:16]

1x

Word

D[15:0]

xx

Longword

D[31:0]

Advertising
This manual is related to the following products: