Rainbow Electronics AT91CAP9S250A User Manual

Page 548

Advertising
background image

548

6264A–CAP–21-May-07

AT91CAP9S500A/AT91CAP9S250A

35.6.3.12

Framing Error

The receiver is capable of detecting framing errors. A framing error happens when the stop bit of
a received character is detected at level 0. This can occur if the receiver and the transmitter are
fully desynchronized.

A framing error is reported on the FRAME bit of the Channel Status Register (US_CSR). The
FRAME bit is asserted in the middle of the stop bit as soon as the framing error is detected. It is
cleared by writing the Control Register (US_CR) with the RSTSTA bit at 1.

Figure 35-25. Framing Error Status

35.6.3.13

Transmit Break

The user can request the transmitter to generate a break condition on the TXD line. A break con-
dition drives the TXD line low during at least one complete character. It appears the same as a
0x00 character sent with the parity and the stop bits at 0. However, the transmitter holds the
TXD line at least during one character until the user requests the break condition to be removed.

A break is transmitted by writing the Control Register (US_CR) with the STTBRK bit at 1. This
can be performed at any time, either while the transmitter is empty (no character in either the
Shift Register or in US_THR) or when a character is being transmitted. If a break is requested
while a character is being shifted out, the character is first completed before the TXD line is held
low.

Once STTBRK command is requested further STTBRK commands are ignored until the end of
the break is completed.

The break condition is removed by writing US_CR with the STPBRK bit at 1. If the STPBRK is
requested before the end of the minimum break duration (one character, including start, data,
parity and stop bits), the transmitter ensures that the break condition completes.

56000

18

1 170

57600

17

1 138

200000

5

328

Table 35-8.

Maximum Time-out Period (Continued)

Baud Rate

Bit Time

Time-out

D0

D1

D2

D3

D4

D5

D6

D7

RXD

Start

Bit

Parity

Bit

Stop

Bit

Baud Rate

Clock

Write

US_CR

FRAME

RXRDY

RSTSTA = 1

Advertising