Freescale Semiconductor MCF5480 User Manual

Page 891

Advertising
background image

Memory Map/Register Definition

MCF548x Reference Manual, Rev. 3

Freescale Semiconductor

29-17

29.2.2.8

USB Application Interrupt Mask Register (USBAIMR)

The USBAIMR allows the application to mask interrupt sources within the USB module. The format of

this register is identical to that of the USBAISR. A logic 1 in any of the defined bit positions masks the

corresponding interrupt source. Conversely, a logic 0 allows the core to interrupt the application.

7

6

5

4

3

2

1

0

R

EPSTALL

CTROVFL

ACK

TRANSERR

EPHALT

OUT

IN

SETUP

W

Reset

0

0

0

0

0

0

0

0

Reg

Addr

MBAR + 0xB000

Figure 29-8. USB Application Interrupt Status Register (USBAISR)

Table 29-8. USBAISR Field Descriptions

Bits

Name

Description

7

EPSTALL

Endpoint stall. This bit is set when the PSTALL bit in either EPnOUTSR or EPnINSR is set and is
relevant only for control endpoints. When set, this bit indicates that a transfer protocol violation has
occurred on the current (control) endpoint.
0 Protocol STALL bit not set
1 Protocol STALL bit set in either EPnOUTSR or EPnINSR

6

CTROVFL

Counter overflow. Indicates that one or more of the statistics counters has rolled over. The CNTOVR
register identifies with counter has caused this condition.
0 None of the statistics counters have rolled over.
1 One or more of the statistics counters has rolled over.

5

ACK

Received acknowledge. Indicates the reception of a normal ACK packet in response to the data
phase of an IN transaction.
0 Did not receive ACK.
1 Received ACK.

4

TRANSER

R

Transaction error. Indicates the occurrence of a protocol error in the transaction. Examples include
a data or handshake packet timeout and reception of the data or handshake after the packet times
out.
0 Transaction error did not occur.
1 Transaction error occurred.

3

EPHALT

Endpoint halt. This bit is set when an active endpoint’s HALT is changed.
0 EPnOUTSR[HALT] or EPnINSR[HALT] has not changed.
1 EPnOUTSR[HALT] or EPnINSR[HALT] changed.

2

OUT

Received OUT. Indicates the reception of an OUT token packet.
0 Did not receive an OUT token packet.
1 Received an OUT token packet.

1

IN

Received IN. Indicates the reception of an IN token packet.
0 Did not receive an IN token packet.
1 Received an IN token packet.

0

SETUP

Received SETUP. Indicates the reception of a SETUP token packet.
0 Did not receive a SETUP token packet.
1 Received a SETUP token packet.

Advertising
This manual is related to the following products: