Freescale Semiconductor ColdFire MCF52210 - Manual (Page 336)

Programmable Interrupt Timers (PIT0–PIT1)
MCF52211 ColdFire® Integrated Microcontroller Reference Manual, Rev. 2
20-6 Freescale Semiconductor
Figure 20-5. Counter Reloading from the Modulus Latch
20.3.2 Free-Running Timer Operation
This mode of operation is selected when the PCSRn[RLD] bit is clear. In this mode, the counter rolls over
from 0x0000 to 0xFFFF without reloading from the modulus latch and continues to decrement.
When the counter reaches a count of 0x0000, PCSRn[PIF] flag is set. If the PCSRn[PIE] bit is set, PIF flag
issues an interrupt request to the CPU.
When the PCSRn[OVW] bit is set, counter can be directly initialized by writing to PMRn without having
to wait for the count to reach 0x0000.
Figure 20-6. Counter in Free-Running Mode
20.3.3 Timeout Specifications
The 16-bit PIT counter and prescaler supports different timeout periods. The prescaler divides the internal
bus clock period as selected by the PCSRn[PRE] bits. The PMRn[PM] bits select the timeout period.
Eqn. 20-1
20.3.4 Interrupt Operation
Table 20-6 shows the interrupt request generated by the PIT.
Table 20-6. PIT Interrupt Requests
Interrupt Request Flag Enable Bit
Timeout PIF PIE
0x0002 0x0001 0x0000 0x0005
0x0005
PIT CLOCK
COUNTER
MODULUS
PIF
0x0002 0x0001 0x0000 0xFFFF
0x0005
PIT CLOCK
COUNTER
MODULUS
PIF
Timeout period PRE[3:0] (PM[15:0] 1) +
×
f
sys
Ч =