7 byte selects (be/bwe[3:0]), 8 output enable (oe), 9 transfer acknowledge (ta) – Freescale Semiconductor MCF5480 User Manual
Page 88: 2 sdram controller signals, 1 sdram data bus (sddata[31:0]), 2 sdram address bus (sdaddr[12:0]), Byte selects (be, Output enable (oe, Transfer acknowledge (t, Sdram controller signals -18
Advertising
![7 byte selects (be/bwe[3:0]), 8 output enable (oe), 9 transfer acknowledge (ta) | 2 sdram controller signals, 1 sdram data bus (sddata[31:0]), 2 sdram address bus (sdaddr[12:0]), Byte selects (be, Output enable (oe, Transfer acknowledge (t, Sdram controller signals -18 | Freescale Semiconductor MCF5480 User Manual | Page 88 / 1032](/screens/111671/88.png)
7 byte selects (be/bwe[3:0]), 8 output enable (oe), 9 transfer acknowledge (ta) | 2 sdram controller signals, 1 sdram data bus (sddata[31:0]), 2 sdram address bus (sdaddr[12:0]), Byte selects (be, Output enable (oe, Transfer acknowledge (t, Sdram controller signals -18 | Freescale Semiconductor MCF5480 User Manual | Page 88 / 1032
Advertising