6 registers, 1 bank configuration registers, 6 registers -10 – Cirrus Logic EP93xx User Manual

Page 488: 1 bank configuration registers -10, Smcbcr[7:0, Speci, Regi

Advertising
background image

12-10

DS785UM1

Copyright 2007 Cirrus Logic

Static Memory Controller
EP93xx User’s Guide

1

2

1

2

12

12.6 Registers

12.6.1 Bank Configuration Registers

SMCBCR[7:0]

Address:

SMCBCR0: 0x8008_0000 - Read/Write
SMCBCR1: 0x8008_0004 - Read/Write
SMCBCR2: 0x8008_0008 - Read/Write
SMCBCR3: 0x8008_000C - Read/Write
SMCBCR6: 0x8008_0018 - Read/Write
SMCBCR7: 0x8008_001C - Read/Write

Default:

0x2000_FBE0

Definition:

SMC Bank Configuration registers

These registers are used to specify the characteristics and timing for each of
the memory banks, respectively.

Table 12-8. Static Memory Controller (SMC) Register Map

Address

Name

Description

"SMCBCR[7:0]"

(See individual bank configuration

registers below)

0x8008_0000

"SMCBCR[7:0]"

Bank Configuration Register 0

0x8008_0004

"SMCBCR[7:0]"

Bank Configuration Register 1

0x8008_0008

"SMCBCR[7:0]"

Bank Configuration Register 2

0x8008_000C

"SMCBCR[7:0]"

Bank Configuration Register 3

0x8008_0010

Reserved

Reserved

0x8008_0014

Reserved

Reserved

0x8008_0018

"SMCBCR[7:0]"

Bank Configuration Register 6

0x8008_001C

"SMCBCR[7:0]"

Bank Configuration Register 7

0x8008_0020

"PCAttribute"

Attribute Space Register

0x8008_0024

"PCCommon"

Common Space Register

0x8008_0028

"PCIO"

I/O Space Register

0x8008_002C

Reserved

Reserved

0x8008_0030

Reserved

Reserved

0x8008_0034

Reserved

Reserved

0x8008_0038

Reserved

Reserved

0x8008_003C

Reserved

Reserved

0x8008_0040

"PCMCIACtrl"

Control Register

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

RSVD

EBIBRK

DIS

MW

PME

WP

WPERR

RSVD

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

WST2

BLE

WST1

RSVD

IDCY

Advertising