6 emac instruction execution times, Emac instruction execution times -34, Table 3-18 shows timing for bcc instructions – Freescale Semiconductor MCF5480 User Manual

Page 138

Advertising
background image

MCF548x Reference Manual, Rev. 3

3-34

Freescale Semiconductor

Table 3-18

shows timing for Bcc instructions.

3.7.6

EMAC Instruction Execution Times

Table 3-19

specifies instruction execution times associated with the enhanced multiply-accumulate

(EMAC) execute engine.

2

If predicted correctly by the hardware return stack.

3

If mispredicted by the hardware return stack.

4

If not predicted by the hardware return stack.

Table 3-18. Bcc Instruction Execution Times

Opcode

Branch Cache

Correctly Predicts

Taken

Prediction Table

Correctly Predicts Taken

Predicted

Correctly as

Not Taken

Predicted Incorrectly

bcc

0(0/0)

1(0/0)

1(0/0) 8(0/0)

Table 3-19. EMAC Instruction Execution Times

Opcode

<ea>y

Effective Address

Rn

(An)

(An)+

–(An)

(d16,An)
(d16,PC)

(d8,An,Xi*SF)

(d8,PC,Xi*SF)

xxx.wl

#xxx

mac.l

Ry,Rx,ACCx

1(0/0)

mac.l

Ry,Rx,<ea>,Rw,ACCx

1(1/0)

1(1/0)

1(1/0)

1(1/0)

1

mac.w

Ry,Rx,ACCx

1(0/0)

mac.w

Ry,Rx,<ea>,Rw,ACCx

1(1/0)

1(1/0)

1(1/0)

1(1/0)

1

mov.l

<ea>y,ACCx

1(0/0)

1(0/0)

mov.l

ACCy,ACCx

1(0/0)

mov.l

<ea>y,MACSR

8(0/0)

8(0/0)

mov.l

<ea>y,MASK

7(0/0)

7(0/0)

mov.l

<ea>y,ACCext01

1(0/0)

1(0/0)

mov.l

<ea>y,ACCext23

1(0/0)

1(0/0)

mov.l

ACCx,<ea>x

1(0/0)

2

mov.l

MACSR,<ea>x

1(0/0)

mov.l

MASK,<ea>x

1(0/0)

mov.l

ACCext01,<ea>x

1(0/0)

mov.l

ACCext23,<ea>x

1(0/0)

msac.l

Ry,Rx,ACCx

1(0/0)

msac.l

Ry,Rx,<ea>,Rw,ACCx

1(1/0)

1(1/0)

1(1/0)

1(1/0)

1

msac.w

Ry,Rx,ACCx

1(0/0)

msac.w

Ry,Rx,<ea>,Rw,ACCx

1(1/0)

1(1/0)

1(1/0)

1(1/0)

1

muls.l

<ea>y,Dx

4(0/0)

4(1/0)

4(1/0)

4(1/0)

4(1/0)

muls.w

<ea>y,Dx

4(0/0)

4(1/0)

4(1/0)

4(1/0)

4(1/0)

5(1/0)

4(1/0)

4(0/0)

Advertising
This manual is related to the following products: