5 commands, 6 interrupt request register (al event register), 7 write access – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual
Page 112: 8 read access, Commands, Interrupt request register (al event register), Write access, Read access, Table 49: spi commands cmd0 and cmd1, Table 50: interrupt request register transmission
Advertising

Advertising