Figure 11: edk, System assembly view, ports tab – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual

Page 44

Advertising
background image

IP Core Usage

III-32

Slave Controller

– IP Core for Xilinx FPGAs

11. The tab "Ports" in the "System Assembly View" shows the connection signals. Connect the

EtherCAT IP Core to other IP and external FPGA pins.

Figure 11: EDK

– System Assembly View, Ports tab

Advertising