11 distributed clocks sync/latch signals, 1 signals, 2 timing specifications – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual
Page 138: Distributed clocks sync/latch signals, Signals, Timing specifications, Table 64: distributed clocks signals, Figure 63: distributed clocks signals, Figure 64: latchsignal timing, Figure 65: syncsignal timing
Advertising

Advertising