Altera Video and Image Processing Suite User Manual

Page 236

Advertising
background image

Address

Register

Description

6

Lower Blur Threshold

Specifies the minimum difference between two pixels for a

blurred edge to be detected between the pixels during post

scaling edge-adaptive sharpening. To get the threshold used

internally, this value is multiplied by the number of color

planes per pixel.

7

Upper Blur Threshold

Specifies the maximum difference between two pixels for a

blurred edge to be detected between the pixels during post

scaling edge-adaptive sharpening. To get the threshold used

internally, this value is multiplied by the number of color

planes per pixel.

8

Horizontal

Coefficient Write

Bank

Specifies which memory bank horizontal coefficient writes

from the Avalon-MM interface are made into.

9

Horizontal

Coefficient Read

Bank

Specifies which memory bank is used for horizontal

coefficient reads during data processing.

10

Vertical Coefficient

Write Bank

Specifies which memory bank vertical coefficient writes from

the Avalon-MM interface are made into.

11

Vertical Coefficient

Read Bank

Specifies which memory bank is used for vertical coefficient

reads during data processing.

12

Horizontal Phase

Specifies which horizontal phase the coefficient tap data in the

Coefficient Data

register applies to. Writing to this

location, commits the writing of coefficient tap data. This

write must be made even if the phase value does not change

between successive sets of coefficient tap data.
To commit to an edge phase, write the horizontal phase

number +32768. For example, set bit 15 of the register to 1.

13

Vertical Phase

Specifies which vertical phase the coefficient tap data in the

Coefficient Data

register applies to. Writing to this

location, commits the writing of coefficient tap data. This

write must be made even if the phase value does not change

between successive sets of coefficient tap data.
To commit to an edge phase, write the vertical phase number

+32768. For example, set bit 15 of the register to 1.

14 to 14+N

taps

Coefficient Data

Specifies values for the coefficients at each tap of a particular

horizontal or vertical phase. Write these values first, then the

Horizontal Phase

or

Vertical Phase

, to commit the write.

UG-VIPSUITE

2015.05.04

Scaler II Control Registers

17-15

Scaler II IP Core

Altera Corporation

Send Feedback

Advertising