Altera 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual

Page 186

Advertising
background image

Word

Addr

Bit

R/W

Name

Description

13:8 RO

LD coefficient

status[5:0]

Status report register for the contents of the second, 16-bit

word of the training frame most recently sent from the local

device control channel. The following fields are defined:
• [5:4]: Coefficient (post-tap)

• 2'b11: Maximum

• 2'b01: Minimum

• 2'b10: Updated

• 2'b00: Not updated

• [3:2]: Coefficient (0) (same encoding as [5:4])

• [1:0]: Coefficient (pre-tap) (same encoding as [5:4])
For more information, refer to bit 10G BASE-KR LD status

report register bit (1.155.5:0) in Clause 45.2.1.81 of IEEE

802.3ap

-

2007.

14

RO

Link Training

ready - LD

Receiver ready

When set to 1, the local device receiver has determined that

training is complete and is prepared to receive data. When set

to 0, the local device receiver is requesting that training

continue. Values for the receiver ready bit are defined in

Clause 72.6.10.2.4.4. For more information refer to For more

information, refer to bit 10G BASE-KR LD status report

register bit (1.155.15) in Clause 45.2.1.81 of IEEE

802.3ap

-

2007.

21:16 RO

or

RW

LP coefficient

update[5:0]

Reflects the contents of the first 16-bit word of the training

frame most recently received from the control channel.
Normally the bits in this register are read only; however,

when training is disabled by setting low the KR Training

enable control bit, these bits become writeable. The following

fields are defined:
• [5: 4]: Coefficient (+1) update

• 2'b11: Reserved

• 2'b01: Increment

• 2'b10: Decrement

• 2'b00: Hold

• [3:2]: Coefficient (0) update (same encoding as [5:4])

• [1:0]: Coefficient (-1) update (same encoding as [5:4])
For more information, refer to bit 10G BASE-KR LP

coefficient update register bits (1.152.5:0) in Clause

45.2.1.78.3 of IEEE 802.3ap

-

2007.

22

RO

or

RW

LP Initialize

Coefficients

When set to 1, the local device transmit equalizer coefficients

are set to the INITIALIZE state. When set to 0, normal

operation continues. The function and values of the initialize

bit are defined in Clause 72.6.10.2.3.2. For more information,

refer to bit 10G BASE-KR LP coefficient update register bits

(1.152.12) in Clause 45.2.1.78.3 of IEEE 802.3ap

-

2007.

UG-01088

2014.12.15

10GBASE-KR PHY Register Definitions

C-13

10GBASE-KR Registers

Altera Corporation

Send Feedback

Advertising
This manual is related to the following products: