Testbenches with adapters, Testbenches with adapters -15 – Altera 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual

Page 37

Advertising
background image

custom streaming client interface) are identical, except for the bandwidth. The following sections first

describe the testbenches that include adapters and then describe the testbenches without adapters.
You can simulate the testbench that you generate with your IP core variation. The testbench illustrates

packet traffic, in addition to providing information regarding the transceiver PHY. The non-40AGBASE-

KR4 testbenches tie off the reconfiguration control interface for your IP core, and do not exercise

transceiver reconfiguration. However, the 40GBASE-KR4 testbench exercises auto-negotiation and link

training, in addition to generating and checking packet traffic.

Related Information

40-100GbE IP Core Example Design

on page 5-1

Altera provides an example design with the 40-100GbE IP core. This example design is ready for compila‐

tion and can be configured on a C2 speed grade device.

Simulating the IP Core

on page 2-10

Simulating the 40-100GbE IP Core With the Testbenches

on page 2-20

Instructions to simulate the 40GbE or 100GbE IP core with the IP core appropriate testbench you can

generate, including simulation parameters and supported simulators.

Testbenches with Adapters

Figure 2-3: 40-100GbE IP Core Testbenches with Adapters

Illustrates the top-level modules of the non-40GBASE-KR4 40GbE and 100GbE example testbenches that

use adapters. In the file names, * denotes 40 for 40GbE IP cores and 100 for 100GbE IP cores.

Transmit Adapter

(alt_e*_adapter_tx)

Receive Adapter

(alt_e*_adapter_rx)

Transmit MAC

(alt_e*_mac_tx)

CSR MAC

(alt_e*_mac_csr)

Receive MAC

(alt_e*_mac_rx)

Transmit PCS

(alt_e*_pcs_tx)

PHY CSR

(alt_e*_phy_csr)

Receive PCS

(alt_e*_pcs_rx)

PMA

(alt_e*_pma)

MAC (alt_e*_mac)

PHY Core (alt_e*_phy)

40GbE and 100GbE MegaCore Function without Adapter (alt_e*)

40GbE and 100GbE MegaCore Function with Adapter (alt_e*_adapter)

Packet

Generator

Packet

Checker

Sample

ROM

Test Controller

& Test Result Checker

Memory Map Register

Read/Write Handler

UG-01088

2014.12.15

Testbenches with Adapters

2-15

Getting Started

Altera Corporation

Send Feedback

Advertising
This manual is related to the following products: