Toshiba H1 Series - Manual (Page 400)

TMP92CZ26A
92CZ26A-397
3.16.3.15 FRAME Register
This register shows frame number which is issued with SOF token from the host
and is used for Isochronous transfer type.
Each HIGH and LOW registers show upper and lower bits.
7 6 5 4 3 2 1 0
bit Symbol − T[6] T[5] T[4] T[3] T[2] T[1] T[0]
Read/Write R R R R R R R R
After reset 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
bit Symbol T[10] T[9] T[8] T[7] CREATE FRAME_STS1 FRAME_STS0
Read/Write R R R R R R R
After reset 0 0 0 0 0 1 0
T[10:7] (H register: Bit7 to bit4)
T[6:0] (L register: Bit6 to bit0) These bits are renewed when SOF-token is received.
And it shows frame-number.
CREATE (H register: Bit2)
0: DISABLE
1: ENABLE
These bits show enable function that generate SOF
SOF automatically from UDC. This is used for the case of
receiving error of SOF token.
This function is set by accessing COMMAND register.
By reset, this bit is initialized to “0”.
FRAME STS[1:0]
(H register: Bit1 and bit0)
0: BEFORE
1: VALID
2: LOST
These bits show the status whether a frame number
that is shown FRAME register is correct or not. At the
LOST status, a correct frame number is undefined.
If this register is “VALID”, number that is shown to
FRAME register is correct.
If this register is “BEFORE”, when SOF auto
generation, BEFORE condition shows it from USB host
controller inside that from SOF generation time to receive
SOF token. Correct value as frame-number is value that is
selected from FRAME register value.
3.16.3.16 ADDRESS Register
This register shows device address which is specified by the host in bus
enumeration.
By reading this register, a present address can be confirmed.
7 6 5 4 3 2 1 0
bit Symbol A6 A5 A4 A3 A2 A1 A0
Read/Write R R R R R R R
After reset 0 0 0 0 0 0 0
ADDRESS [6:0] (Bit6 to bit0) The UDC compares this register and address in all packet
ID, and UDC judges whether it is an effective transaction or
not.
This is initialized to “00H” by USB reset.
ADDRESS
(07E3H)
FRAME_H
(07E2H)
FRAME_L
(07E1H)