Toshiba H1 Series User Manual

Page 697

Advertising
background image

TMP92CZ26A

92CZ26A-694

(3) Memory controller (2/4)

Symbol Name

Address

7 6 5 4 3 2 1 0

B3WW3 B3WW2

B3WW1

B3WW0

B3WR3

B3WR2 B3WR1 B3WR0

R/W

0 0 1 0 0 0 1 0

Write waits

Read waits

0001: 0

waits

0101: 2

waits

0111: 4

waits

1001: 6

waits

1011: 8

waits

1101: 10

waits

1111: 16

waits

0010: 1

waits

0110: 3

waits

1000: 5

waits

1010: 7

waits

1100: 9

waits

1110: 12

waits

0100: 20

waits

0001: 0

waits

0101: 2

waits

0111: 4

waits

1001: 6

waits

1011: 8

waits

1101: 10

waits

1111: 16

waits

0010: 1

waits

0110: 3

waits

1000: 5

waits

1010: 7

waits

1100: 9

waits

1110: 12

waits

0100: 20

waits

0011: 6 states

+

WAIT

pin input mode

0011: 6 states

+

WAIT

pin input mode

B3CSL

BLOCK3

CS/WAIT

control

register

low

014CH

(Prohibit

RMW)

Others: Reserved

Others: Reserved

B3E

B3REC

B3OM1

B3OM0

B3BUS1

B3BUS0

R/W

R/W

0 0 0 0 0 0

B3CSH

BLOCK3

CS/WAIT

control

register

high

014DH

(Prohibit

RMW)

CS select
0: Disable
1: Enable

Dummy
cycle
0:No

insert

1: Insert

00: ROM/SRAM
01: Reserved
10: Reserved
11: Reserved

Data bus width
00: 8 bits
01: 16 bits
10: Reserved
11: Don’t set

BEXWW3 BEXWW2 BEXWW1 BEXWW0

BEXWR3

BEXWR2 BEXWR1 BEXWR0

R/W

0 0 1 0 0 0 1 0

Write waits

Read waits

0001: 0

waits

0101: 2

waits

0111: 4

waits

1001: 6

waits

1011: 8

waits

1101: 10

waits

1111: 16

waits

0010: 1

waits

0110: 3

waits

1000: 5

waits

1010: 7

waits

1100: 9

waits

1110: 12

waits

0100: 20

waits

0001: 0

waits

0101: 2

waits

0111: 4

waits

1001: 6

waits

1011: 8

waits

1101: 10

waits

1111: 16

waits

0010: 1

waits

0110: 3

waits

1000: 5

waits

1010: 7

waits

1100: 9

waits

1110: 12

waits

0100: 20

waits

0011: 6 states

+

WAIT

pin input mode

0011: 6 states

+

WAIT

pin input mode

BEXCSL

BLOCK EX

CS/WAIT

control

register

low

0158H

(Prohibit

RMW)

Others: Reserved

Others: Reserved

BEXREC

BEXOM1

BEXOM0

BEXBUS1

BEXBUS0

R/W

0

0

0

0

0

BEXCSH

BLOCK EX

CS/WAIT

control

register

high

0159H

(Prohibit

RMW)

Dummy
cycle
0:No

insert

1: Insert

00: ROM/SRAM
01: Reserved
10: Reserved
11: Reserved

Data bus width
00: 8 bits
01: 16 bits
10: Reserved
11: Don’t set

Advertising
This manual is related to the following products: