Digi NS9215 User Manual

Page 413

Advertising
background image

. . . . .

S E R I A L C O N T R O L M O D U L E : U A R T

UART Modem Status register

www.digiembedded.com

413

Register

Register bit
assignment

13

12

11

10

9

8

7

6

5

4

3

2

1

0

15

14

31

29

28

27

26

25

24

23

22

21

20

19

18

17

16

30

Reserved

Reserved

DDSR

DDCD

CTS

DSR

DCTS

DCD

RI

TERI

Bits

Access

Mnemonic

Reset

Description

D31:08

N/A

Reserved

N/A

N/A

D07

R

DCD

N/A

Reflects the status of the data carrier detect input.

D06

R

RI

N/A

Reflects the status of the ring indicator.

D05

R

DSR

N/A

Reflects the status of the data set ready input.

D04

R

CTS

N/A

Reflects the status of the clear to send input.

D03

R

DDCD

N/A

Delta DCD indicator
Indicates that an edge was found on DCD since the last
time the register was read.

D02

R

TERI

N/A

Trailing edge of RI indicator

Indicates that RI has changed from a 0 to a 1.

D01

R

DDSR

N/A

Delta DSR indicator
Indicates that an edge was found on DSR since the last
time the register was read.

D00

R

DCTS

N/A

Delta CTS indicator
Indicates that an edge was found on CTS since the last
time the register was read.

Advertising