. . . . .
T I M I N G
Memory Timing
www.digiembedded.com
493
Clock enable timing
M13
M14
M3
clk_enable.td
clk_out
clk_en<3:0>
SDRAM cycle
