Single-cycle memory write target transactions – Altera PCI Compiler User Manual
Page 138
3–64
User Guide Version 11.1
Altera Corporation
PCI Compiler
October 2011
Target Mode Operation
Single-cycle Memory Write Target Transactions
shows the waveform for a 64-bit single-cycle memory write
target transaction. The 64-bit extension signals are not applicable to the
pci_mt32
and pci_t32 MegaCore functions.
Figure 3–15. Single-Cycle Memory Write Target Transaction
(1)
This signal is not applicable to the pci_mt32 or pci_t32 MegaCore functions.
ad[31..0]
(1) ad[63..32]
cben[3..0]
(1) cben[7..4]
par
(1) par64
framen
(1) req64n
irdyn
devseln
(1) ack64n
trdyn
stopn
lt_framen
l_adro[31..0]
l_cmdo[3..0]
lt_rdyn
lt_ackn
l_dato[31..0]
lt_dxfrn
(1) l_ldat_ackn
(1) l_hdat_ackn
clk
(1) l_dato[63..32]
l_beno[3..0]
(1) l_beno[7..4]
lt_tsr[11..0]
Adr
7
Adr-PAR
Adr
7
BE0_L
BE0_H
000
181
D0_L
D0_H
D0_L
D0-L-PAR
BE0_L
BE0_H
000
D0_H
D0-H-PAR
1
2
3
4
5
6
7
8
9
10
11
581