IDEC MicroSmart - Manual (Page 171)

6: A LLOCATION N UMBERS
« FC4A M ICRO S MART U SER ’ S M ANUAL » 6-7
Special Internal Relays
Special internal relays M8000 through M8077 are read/write internal relays used for controlling the CPU operation and
communication. Special internal relays M8080 through M8157 are read-only internal relays primarily used for indicating
the CPU statuses. All special internal relays cannot be used as destinations of advanced instructions.
Internal relays M300 through M315 are used to read input operand statuses of the IOREF (I/O refresh) instruction.
Special Internal Relay Allocation Numbers (Read/Write)
• Do not change the status of reserved special internal relays, otherwise the
MicroSmart may not
operate correctly.
Allocation
Number
Description CPU Stopped Power OFF
M8000 Star t Control Maintained Maintained
M8001 1-sec Clock Reset Cleared Cleared
M8002 All Outputs OFF Cleared Cleared
M8003 Carr y (Cy) or Borrow (Bw) Cleared Cleared
M8004 User Program Execution Error Cleared Cleared
M8005 Data Link Communication Error Maintained Cleared
M8006 Data Link Communication Prohibit Flag (Master Station) Maintained Maintained
M8007
Data Link Communication Initialize Flag (Master Station)
Data Link Communication Stop Flag (Slave Station)
Cleared Cleared
M8010 Status LED Operating Cleared
M8011 HMI Write Prohibit Flag Maintained Cleared
M8012 HMI Operation Prohibit Flag Maintained Cleared
M8013 Calendar/Clock Data Write/Adjust Error Flag Operating Cleared
M8014 Calendar/Clock Data Read Error Flag Operating Cleared
M8015 Calendar/Clock Data Read Prohibit Flag Maintained Cleared
M8016 Calendar Data Write Flag Operating Cleared
M8017 Clock Data Write Flag Operating Cleared
M8020 Calendar/Clock Data Write Flag Operating Cleared
M8021 Clock Data Adjust Flag Operating Cleared
M8022 User Communication Receive Instruction Cancel Flag (Por t 1) Cleared Cleared
M8023 User Communication Receive Instruction Cancel Flag (Por t 2) Cleared Cleared
M8024 BMOV/WSFT Executing Flag Maintained Maintained
M8025 Maintain Outputs While CPU Stopped Maintained Cleared
M8026 Expansion Data Register Data Writing Flag (Preset Range 1) Operating Maintained
M8027 Expansion Data Register Data Writing Flag (Preset Range 2) Operating Maintained
M8030 High-speed Counter 1 (I0-I2) Comparison Output Reset Cleared Cleared
M8031 High-speed Counter 1 (I0-I2) Gate Input Maintained Cleared
M8032 High-speed Counter 1 (I0-I2) Reset Input Maintained Cleared
M8033 — Reser ved — — —
M8034 High-speed Counter 2 (I3) Comparison Output Reset Cleared Cleared
M8035 High-speed Counter 2 (I3) Gate Input Maintained Cleared
M8036 High-speed Counter 2 (I3) Reset Input Maintained Cleared
M8037 — Reser ved — — —
M8040 High-speed Counter 3 (I4) Comparison Output Reset Cleared Cleared
M8041 High-speed Counter 3 (I4) Gate Input Maintained Cleared
M8042 High-speed Counter 3 (I4) Reset Input Maintained Cleared
M8043 — Reser ved — — —
M8044 High-speed Counter 4 (I5-I7) Comparison Output Reset Cleared Cleared
Caution