Section 4–3.4.7 “power mode control, Register (pcon - 0xe01f c0c0), The sup – NXP Semiconductors LPC24XX UM10237 User Manual

Page 62: Nxp semiconductors

Advertising
background image

UM10237_4

© NXP B.V. 2009. All rights reserved.

User manual

Rev. 04 — 26 August 2009

62 of 792

NXP Semiconductors

UM10237

Chapter 4: LPC24XX Clocking and power control

3.4.5 Peripheral power control

A Power Control for Peripherals feature allows individual peripherals to be turned off if
they are not needed in the application, resulting in additional power savings. This is
detailed in the description of the PCONP register.

3.4.6 Power control register description

The Power Control function uses registers shown in

Table 4–59

. More detailed

descriptions follow.

[1]

Reset Value reflects the data stored in used bits only. It does not include reserved bits content.

3.4.7 Power Mode Control register (PCON - 0xE01F C0C0)

Reduced power modes are controlled via the PCON register, as described in

Table 4–60

.

Table 59.

Power Control registers

Name

Description

Access Reset

value

[1]

Address

PCON

Power Control Register. This register
contains control bits that enable the two
reduced power operating modes of the
LPC2400. See

Table 4–60

.

R/W

0x00

0xE01F C0C0

INTWAKE Interrupt Wakeup Register. Controls which

interrupts will wake the LPC2400 from
power-down mode. See

Table 4–62

R/W

0x00

0xE01F C144

PCONP

Power Control for Peripherals Register. This
register contains control bits that enable and
disable individual peripheral functions,
allowing elimination of power consumption by
peripherals that are not needed.

R/W

0xE01F C0C4

Table 60.

Power Mode Control register (PCON - address 0xE01F C0C0) bit description

Bit

Symbol

Description

Reset
value

0

PM0 (IDL)

Power mode control bit 0. See

Table 4–61

for details.

0

1

PM1 (PD)

Power mode control bit 1. See

Table 4–61

for details.

0

2

BODPDM

Brown-Out Power-down Mode. When BODPDM is 1, the Brown-Out
Detect circuitry will turn off when chip Power-down mode is entered,
resulting in a further reduction in power usage. However, the possibility
of using Brown-Out Detect as a wakeup source from Power-down mode
will be lost.

When 0, the Brown-Out Detect function remains active during
Power-down mode.

See

Section 3–4

for details of Brown-Out detection.

0

3

BOGD

Brown-Out Global Disable. When BOGD is 1, the Brown-Out Detect
circuitry is fully disabled at all times, and does not consume power.

When 0, the Brown-Out Detect circuitry is enabled.

See

Section 3–4

for details of Brown-Out detection.

0

Advertising