How to read this chapter, Features, Applications – NXP Semiconductors LPC24XX UM10237 User Manual

Page 697: Description

Advertising
background image

UM10237_4

© NXP B.V. 2009. All rights reserved.

User manual

Rev. 04 — 26 August 2009

697 of 792

1.

How to read this chapter

Remark: This chapter describes the boot process for flashless parts LPC2420/60 and
LPC2470. It does not apply to parts LPC2458, LPC2468, and LPC2478.

The on-chip bootloader version 3.4 controls the boot process for flashless LPC2400 parts
LPC2420/60 and LPC2470.

2.

Features

In-System Programming: In-System programming (ISP) is programming or
reprogramming the on-chip memory, using the boot loader software and UART0 serial
port. This can be done when the part resides in the end-user board.

In Application Programming: In-Application (IAP) programming is performing erase
and write operation on the on-chip memory, as directed by the end-user application
code.

3.

Applications

The boot loader provides both In-System and In-Application programming interfaces for
programming the on-chip memory.

4.

Description

The bootloader is designed as a tool that enables the user to load system specific
application for further programming of in system available off-chip Flash and/or RAM
resources. The bootloader itself does not contain any external memory programming
algorithms. The bootloader implemented in LPC2460/70 supports a limited set of
commands dedicated to code download and its execution from on-chip RAM only. UART0
is the sole serial channel the boot loader can use for data download. Although a fractional
divider is available in the UART0, it is not used by the on-chip bootloader.

The boot loader code is executed every time the part is powered on or reset. The loader
can execute the ISP command handler or the user application code. A LOW level after
reset at the P2.10 pin is considered as an external hardware request to start the ISP
command handler. Assuming that power supply pins are on their nominal levels when the
rising edge on RESET pin is generated, it may take up to 3 ms before P2.10 is sampled
and the decision on whether to continue with user code or ISP handler is made. If P2.10 is
sampled low and the watchdog overflow flag is set, the external hardware request to start
the ISP command handler is ignored. If there is no request for the ISP command handler
execution (P2.10 is sampled HIGH after reset), a search is made for a valid user program.
If a valid user program is found then the execution control is transferred to it. If a valid user
program is not found, the auto-baud routine is invoked.

UM10237

Chapter 31: LPC24XX On-chip bootloader for flashless parts

Rev. 04 — 26 August 2009

User manual

Advertising