A.4 basic clock registers, byte access, A.5 eprom control register byte access, A.6 comparator_a registers, byte access – Texas Instruments MSP430x1xx User Manual

Page 337

Advertising
background image

Basic Clock Registers, Byte Access

A-5

Peripheral File Map

A.4 Basic Clock Registers, Byte Access

Bit # –

7

6

5

4

3

2

1

0

BCSCTL2

0058h

SELM.1

rw–0

SELM.0

rw–0

DIVM.1

rw–0

DIVM.0

rw–0

SELS

rw–0

DIVS.1

rw–0

DIVS.0

rw–0

DCOR

rw–0

BCSCTL1

0057h

XT2OFF

rw–(1)

XTS

rw–(0)

DIVA.1

rw–(0)

DIVA.0

rw–(0)

XT5V

rw–0

Rsel.2

rw–1

Rsel.1

rw–0

Rsel.0

rw–0

DCOCTL

0056h

DCO.2

rw–0

DCO.1

rw–1

DCO.0

rw–1

MOD.4

rw–0

MOD.3

rw–0

MOD.2

rw–0

MOD.1

rw–0

MOD.0

rw–0

A.5 EPROM Control Register Byte Access

Bit # –

7

6

5

4

3

2

1

0

EPROM control register†

EPCTL

0054h

r-0

r-0

r-0

r-0

r-0

r-0

VPPS

rw-0

EXE
rw-0

† Non-EPROM devices may use this register for other control purposes.

A.6 Comparator_A Registers, Byte Access

Bit # –

7

6

5

4

3

2

1

0

Comparator_A Port Disable, CAPD

005Bh

CAPD.7

rw–(0)

CAPD.6

rw–(0)

CAPD.5

rw–(0)

CAPD.4

rw–(0)

CAPD.3

rw–(0)

CAPD.2

rw–(0)

CAPD.1

rw–(0)

CAPD.0

rw–(0)

Comparator_A control reg. 2, CACTL2

005Ah

CACTL2.7

rw–(0)

CACTL2.6

rw–(0)

CACTL2.5

rw–(0)

CACTL2.4

rw–(0)

CA1

rw–(0)

CA0

rw–(0)

CAF

rw–(0)

CAOUT

r–(0)

Comparator_A control reg. 1, CACTL1

0059h

CAEX

rw–(0)

CARSEL

rw–(0)

CAREF1

rw–(0)

CAREF0

rw–(0)

CAON
rw–(0)

CAIES

rw–(0)

CAIE

rw–(0)

CAIFG

rw–(0)

Advertising