Altera Arria 10 Avalon-MM User Manual
Page 140
Advertising
According to the PCI Express Base Specification, if
MSI_enable
=0 and the
Disable Legacy Interrupt
bit
=1 in the Configuration Space
Command
register (0x004), the Hard IP should not send legacy interrupt
messages when an interrupt is generated.
10-22
Interrupt Handler Block
UG-01145_avmm
2015.05.14
Altera Corporation
IP Core Architecture
Advertising