C. additional information, Revision history for the avalon-mm interface, Additional information – Altera Arria 10 Avalon-MM User Manual

Page 207

Advertising
background image

Additional Information

C

2015.05.14

UG-01145_avmm

Subscribe

Send Feedback

Revision History for the Avalon-MM Interface

Date

Version

Changes Made

2015.05.14

15.0

Made the following changes to the user guide:
• Added Enable Hard IP Status Bus when using the AVMM

interface parameter in

Interface System Settings

on page 3-4.

This parameter is available in the IP core v15.0 and later.

2015.05.04

15.0

Made the following changes to the user guide:
• Enhanced the descriptions in

Avalon-MM-to-PCI Express

Address Translation Table

on page 6-18.

• Added Enable Altera Debug Master Endpoint (ADME)

parameter to support optional Native PHY register programming

with the Altera System Console.

• Added support to send message TLPs with data payload of any

length from a Root Port. Refer to

Programming Model for

Avalon-MM Root Port

on page 6-26 and to the new supported

TLP entry for Avalon-MM variations in the Feature Comparison

for all Hard IP for PCI Express IP Cores table in

Features

.

• Added information about the new custom example designs, in

Example Designs

on page 1-9.

• Added column for Avalon-ST Interface with SR-IOV variations in

Feature Comparison for all Hard IP for PCI Express IP Cores

table in

Features

section.

• Enhanced descriptions of channel placement, added fPLL

placement for Gen1 and Gen2 data rates, and added master CGB

location, in

Physical Layout of Hard IP In Arria 10 Devices

on

page 4-1.

• Updated DUT module name in testbench and example design

figures.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising