Pio core, Core overview, Functional description – Altera Embedded Peripherals IP User Manual

Page 123: Pio core -1, Core overview -1, Functional description -1

Advertising
background image

PIO Core

12

2014.24.07

UG-01085

Subscribe

Send Feedback

Core Overview

The parallel input/output (PIO) core with Avalon

®

interface provides a memory-mapped interface

between an Avalon

®

Memory-Mapped (Avalon-MM) slave port and general-purpose I/O ports. The I/O

ports connect either to on-chip user logic, or to I/O pins that connect to devices external to the FPGA.
The PIO core provides easy I/O access to user logic or external devices in situations where a “bit banging”

approach is sufficient. Some example uses are:
• Controlling LEDs

• Acquiring data from switches

• Controlling display devices

• Configuring and communicating with off-chip devices, such as application-specific standard products

(ASSP)
The PIO core interrupt request (IRQ) output can assert an interrupt based on input signals.

Functional Description

Each PIO core can provide up to 32 I/O ports. An intelligent host such as a microprocessor controls the

PIO ports by reading and writing the register-mapped Avalon-MM interface. Under control of the host,

the PIO core captures data on its inputs and drives data to its outputs. When the PIO ports are connected

directly to I/O pins, the host can tristate the pins by writing control registers in the PIO core. The example

below shows a processor-based system that uses multiple PIO cores to drive LEDs, capture edges from on-

chip reset-request control logic, and control an off-chip LCD display.

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising