Uart core -1 – Altera Embedded Peripherals IP User Manual

Page 4

Advertising
background image

HAL System Library Support.........................................................................................................7-5

Software Files....................................................................................................................................7-8

Accessing the JTAG UART Core via a Host PC..........................................................................7-9

Register Map.....................................................................................................................................7-9

Interrupt Behavior......................................................................................................................... 7-10

Document Revision History.....................................................................................................................7-11

UART Core.......................................................................................................... 8-1

Core Overview..............................................................................................................................................8-1

Functional Description............................................................................................................................... 8-1

Avalon-MM Slave Interface and Registers................................................................................... 8-2

RS-232 Interface...............................................................................................................................8-2

Transmitter Logic.............................................................................................................................8-2

Receiver Logic...................................................................................................................................8-2

Baud Rate Generation..................................................................................................................... 8-3

Instantiating the Core..................................................................................................................................8-3

Configuration Settings.................................................................................................................... 8-3

Simulation Settings.......................................................................................................................... 8-6

Simulation Considerations......................................................................................................................... 8-7

Software Programming Model...................................................................................................................8-7

HAL System Library Support.........................................................................................................8-7

Software Files..................................................................................................................................8-11

Register Map...................................................................................................................................8-11

Interrupt Behavior......................................................................................................................... 8-16

Document Revision History.....................................................................................................................8-16

16550 UART........................................................................................................ 9-1

Core Overview..............................................................................................................................................9-1

Feature Description..................................................................................................................................... 9-1

Unsupported Features.....................................................................................................................9-2

Interface.............................................................................................................................................9-2

General Architecture....................................................................................................................... 9-4

Configuration Parameters.............................................................................................................. 9-4

DMA Support...................................................................................................................................9-5

FPGA Resource Usage.....................................................................................................................9-5

Timing and Fmax.............................................................................................................................9-6

Avalon-MM Slave............................................................................................................................ 9-7

Overrun/Underrun Conditions..................................................................................................... 9-8

Hardware Auto Flow-Control........................................................................................................9-9

Clock and Baud Rate Selection.................................................................................................... 9-10

Software Programming Model.................................................................................................................9-10

Overview......................................................................................................................................... 9-10

Supported Features........................................................................................................................9-10

Unsupported Features...................................................................................................................9-11

Configuration................................................................................................................................. 9-11

16550 UART API........................................................................................................................... 9-12

Driver Examples.............................................................................................................................9-16

TOC-4

Altera Corporation

Advertising