Sdram controller core, Core overview, Functional description – Altera Embedded Peripherals IP User Manual

Page 17: Sdram controller core -1, Core overview -1, Functional description -1

Advertising
background image

SDRAM Controller Core

2

2014.24.07

UG-01085

Subscribe

Send Feedback

Core Overview

The SDRAM controller core with Avalon

®

interface provides an Avalon Memory-Mapped (Avalon-MM)

interface to off-chip SDRAM. The SDRAM controller allows designers to create custom systems in an

Altera

®

device that connect easily to SDRAM chips. The SDRAM controller supports standard SDRAM as

described in the PC100 specification.
SDRAM is commonly used in cost-sensitive applications requiring large amounts of volatile memory.

While SDRAM is relatively inexpensive, control logic is required to perform refresh operations, open-row

management, and other delays and command sequences. The SDRAM controller connects to one or more

SDRAM chips, and handles all SDRAM protocol requirements. Internal to the device, the core presents an

Avalon-MM slave port that appears as linear memory (flat address space) to Avalon-MM master

peripherals.
The core can access SDRAM subsystems with various data widths (8, 16, 32, or 64 bits), various memory

sizes, and multiple chip selects. The Avalon-MM interface is latency-aware, allowing read transfers to be

pipelined. The core can optionally share its address and data buses with other off-chip Avalon-MM tri-

state devices. This feature is valuable in systems that have limited I/O pins, yet must connect to multiple

memory chips in addition to SDRAM.

Functional Description

The diagram below shows a block diagram of the SDRAM controller core connected to an external

SDRAM chip.

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising