Intel PXA26X - Manual (Page 207)

Intel® PXA26x Processor Family Developer’s Manual 6-17
Memory Controller
6.6.4 SDRAM Memory Options
The Dynamic Memory interface supports up to four partitions, organized as two pairs. Both
partitions in a pair must have the same SDRAM size, configuration, timing category, and data bus
width. Initialization software must set up the memory interface configuration register with:
13 K0RUN
SYNCHRONOUS STATIC MEMORY CLOCK RUN PIN 0 (SDCLK<0>) CONTROL/
STATUS:
0 – SDCLK0 is disabled
1 – SDCLK0 is enabled
Set on exit from hardware and sleep reset if the BOOT_SEL signals are configured for a
synchronous memory type.
K0RUN can be cleared by the program, but this capability must be used with caution
because the resulting state prohibits automatic transitions for any commands.
12 E0PIN
SYNCHRONOUS STATIC MEMORY CLOCK ENABLE PIN 0 (SDCKE<0>) LEVEL
CONTROL/STATUS:
0 – SDCKE0 is disabled
1 – SDCKE0 is enabled
This bit is set on exit from hardware and sleep reset if the BOOT_SEL signals are
configured for a synchronous memory type.
E0PIN can be cleared by the program to cause a power-down command (if K0RUN=1).
Use with caution because the resulting state prohibits automatic transitions for Mode
Register Set command and read commands. E0PIN can be set by the program to cause a
power-down-exit command (if K0RUN=1).
11:0 DRI
SDRAM REFRESH INTERVAL, ALL PARTITIONS:
The number of memory clock cycles divided by 32 between auto refresh (CBR) cycles. One
row is refreshed in each SDRAM bank during each CBR refresh cycle. This interval is
applicable to all SDRAM in the four partitions. To calculate the refresh interval from this
programmed number, 31 is added to this number after it is multiplied by 32.
The value that must be loaded into this register is calculated as follows:
DRI = (Number of MEMCLK cycles-31) / 32 =
(Refresh time / rows) x Memory clock frequency / 32.
Must be programmed to be shared by both partition pairs. The smallest number must be
programmed.
Must be less than the tRAS (max) for the SDRAM being accessed.
When cleared to 0, no refreshes are sent to the SDRAMs.
If all four SDRAM partitions are disabled, the refresh counter is disabled and refreshes are
only performed when a single transaction to a disabled SDRAM partition is requested.
If the clock frequency is changed, this register must be rewritten, even if the value has not
changed. This results in a refresh and the refresh counter is reset to the refresh interval.
The value must be 0x13 or greater.
Table 6-6. MDREFR Register Bitmap (Sheet 3 of 3)
4800 0004 MDREFR processor
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
e
s
e
rved
K2
F
R
E
E
K1
F
R
E
E
K0
F
R
E
E
SLFR
SH
R
e
s
e
rved
AP
D
K2
D
B
2
K2
R
U
N
K1
D
B
2
K1
R
U
N
E1
PIN
K0
D
B
2
K0
R
U
N
E0
PIN
DR
I
Reset 0 0 0 0 0 0 1 1 1 1 0 0 1 0 1 0 0 1 * * 1 1 1 1 1 1 1 1 1 1 1 1
Bits Name Description