Intel PXA26X User Manual

Page 57

Advertising
background image

Intel® PXA26x Processor Family Developer’s Manual

2-27

System Architecture

0x4050 0300

through

0x4050 03FC

Secondary Audio codec Registers

0x4050 0400

through

0x4050 04FC

Primary Modem codec Registers

0x4050 0500

through

0x4050 05FC

Secondary Modem codec Registers

UDC

0x4060 0000

0x4060 0000

UDCCR

UDC Control Register

0x4060 0010

UDCCS0

UDC Endpoint 0 Control/Status Register

0x4060 0014

UDCCS1

UDC Endpoint 1 (IN) Control/Status Register

0x4060 0018

UDCCS2

UDC Endpoint 2 (OUT) Control/Status Register

0x4060 001C

UDCCS3

UDC Endpoint 3 (IN) Control/Status Register

0x4060 0020

UDCCS4

UDC Endpoint 4 (OUT) Control/Status Register

0x4060 0024

UDCCS5

UDC Endpoint 5 (Interrupt) Control/Status Register

0x4060 0028

UDCCS6

UDC Endpoint 6 (IN) Control/Status Register

0x4060 002C

UDCCS7

UDC Endpoint 7 (OUT) Control/Status Register

0x4060 0030

UDCCS8

UDC Endpoint 8 (IN) Control/Status Register

0x4060 0034

UDCCS9

UDC Endpoint 9 (OUT) Control/Status Register

0x4060 0038

UDCCS10

UDC Endpoint 10 (Interrupt) Control/Status Register

0x4060 003C

UDCCS11

UDC Endpoint 11 (IN) Control/Status Register

0x4060 0040

UDCCS12

UDC Endpoint 12 (OUT) Control/Status Register

0x4060 0044

UDCCS13

UDC Endpoint 13 (IN) Control/Status Register

0x4060 0048

UDCCS14

UDC Endpoint 14 (OUT) Control/Status Register

0x4060 004C

UDCCS15

UDC Endpoint 15 (Interrupt) Control/Status Register

0x4060 0060

UFNRH

UDC Frame Number Register High

0x4060 0064

UFNRL

UDC Frame Number Register Low

0x4060 0068

UBCR2

UDC Byte Count Register 2

0x4060 006C

UBCR4

UDC Byte Count Register 4

0x4060 0070

UBCR7

UDC Byte Count Register 7

0x4060 0074

UBCR9

UDC Byte Count Register 9

0x4060 0078

UBCR12

UDC Byte Count Register 12

0x4060 007C

UBCR14

UDC Byte Count Register 14

0x4060 0080

UDDR0

UDC Endpoint 0 Data Register

0x4060 0100

UDDR1

UDC Endpoint 1 Data Register

0x4060 0180

UDDR2

UDC Endpoint 2 Data Register

0x4060 0200

UDDR3

UDC Endpoint 3 Data Register

0x4060 0400

UDDR4

UDC Endpoint 4 Data Register

0x4060 00A0

UDDR5

UDC Endpoint 5 Data Register

Table 2-8. Register Address Summary (Sheet 7 of 13)

Unit

Address

Register Symbol

Register Description

Advertising