Intel PXA26X User Manual

Page 42

Advertising
background image

2-12

Intel® PXA26x Processor Family Developer’s Manual

System Architecture

nPIOR/

GPIO[50]

ICOCZ

PCMCIA I/O READ (output):

Performs read transactions from PCMCIA I/O space.

Pulled High
Note [1]

Note [5]

nPCE[2]/

GPIO[53]

ICOCZ

PCMCIA CARD ENABLE 2 (output):

Selects a PCMCIA card. nPCE[2] enables the high byte
lane and nPCE[1] enables the low byte lane.

MMC clock. (output) Clock signal for the MMC Controller.

Pulled High
Note [1]

Note [5]

nPCE[1]/

GPIO[52]

ICOCZ

PCMCIA CARD ENABLE 1 (outputs):

Selects a PCMCIA card. nPCE[2] enables the high byte
lane and nPCE[1] enables the low byte lane.

Pulled High
Note [1]

Note [5]

nIOIS16/

GPIO[57]

ICOCZ

IO SELECT 16 (input):

Acknowledge from the PCMCIA card that the current
address is a valid 16 bit wide I/O address.

Pulled High
Note [1]

Note [5]

nPWAIT/

GPIO[56]

ICOCZ

PCMCIA WAIT (input):

Driven low by the PCMCIA card to extend the length of the
transfers to/from the PXA26x processor family.

Pulled High
Note [1]

Note [5]

PSKTSEL/

GPIO[54]

ICOCZ

PCMCIA SOCKET SELECT (output):

Used by external steering logic to route control, address,
and data signals to one of the two PCMCIA sockets. When
PSKTSEL is low, socket zero is selected. When PSKTSEL
is high, socket one is selected. Has the same timing as the
address bus.

Pulled High
Note [1]

Note [5]

nPREG/

GPIO[55]

ICOCZ

PCMCIA REGISTER SELECT (output):

Indicates that the target address on a memory transaction
is attribute space. Has the same timing as the address
bus.

Pulled High
Note [1]

Note [5]

LCD Controller Pins

L_DD(7:0)/

GPIO[65:58]

ICOCZ

LCD DISPLAY DATA (outputs):

Transfers pixel information from the LCD Controller to the
external LCD panel.

Pulled High
Note [1]

Note [3]

L_DD[8]/

GPIO[66]

ICOCZ

LCD DISPLAY DATA (output):

Transfers pixel information from the LCD Controller to the
external LCD panel.

Memory Controller alternate bus master request. (input)
Allows an external device to request the system bus from
the Memory Controller.

Pulled High
Note [1]

Note [3]

L_DD[9]/

GPIO[67]

ICOCZ

LCD DISPLAY DATA (output):

Transfers pixel information from the LCD Controller to the
external LCD panel.

MMC chip select 0. (output) Chip select 0 for the MMC
Controller.

Pulled High
Note [1]

Note [3]

L_DD[10]/

GPIO[68]

ICOCZ

LCD DISPLAY DATA (output):

Transfers pixel information from the LCD Controller to the
external LCD panel.

MMC chip select 1. (output) Chip select 1 for the MMC
Controller.

Pulled High
Note [1]

Note [3]

L_DD[11]/

GPIO[69]

ICOCZ

LCD DISPLAY DATA (output):

Transfers pixel information from the LCD Controller to the
external LCD panel.

MMC clock. (output) Clock for the MMC Controller.

Pulled High
Note [1]

Note [3]

Table 2-6. Pin & Signal Descriptions for the PXA26x Processor Family (Sheet 4 of 12)

Pin Name

Type

Signal Descriptions

Reset State

Sleep State

Advertising