Motorola MPC8260 User Manual

Page 238

Advertising
background image

8-6

MPC8260 PowerQUICC II UserÕs Manual

MOTOROLA

Part III. The Hardware Interface

external central bus arbiter or by the internal on-chip arbiter. In the latter case, the system
is optimized for three external bus masters besides the MPC8260. The arbitration
conÞguration (external or internal) is determined at system reset by sampling conÞguration
pins. See Section 10.9, ÒExternal Master Support (60x-Compatible Mode),Ó for more
information.

The MPC8260 controls bus access through the bus request (BR) and bus grant (BG) signals.
It determines the state of the address and data bus busy signals by monitoring DBG, TS,
AACK, and TA, and it qualiÞes them with ABB and DBB.

The following signals are used for address bus arbitration:

¥

BR (bus request)ÑA device asserts BR to request address bus mastership.

¥

BG (bus grant)ÑAssertion indicates that a bus device may, with proper
qualiÞcation, assume mastership of the address bus. A qualiÞed bus grant occurs
when BG is asserted while ABB and ARTRY are negated.

¥

ABB (address bus busy)ÑA device asserts ABB to indicate it is the current address
bus master. Note that if all devices assert AACK with TS and would normally negate
ABB after AACK is asserted, the devices can ignore ABB because the MPC8260 can
internally generate ABB. The MPC8260Õs ABB, if enabled, must be tied to a pull-
up resistor.

The following signals are used for data bus arbitration:

¥

DBG (data bus grant)ÑIndicates that a bus device can, with the proper qualiÞcation,
assume data bus mastership. A qualiÞed data bus grant occurs when DBG is asserted
while DBB and ARTRY are negated.

¥

DBB (data bus busy)ÑAssertion by the device indicates that the device is the
current data bus master. The device master always assumes data bus mastership if it
needs the data bus and is given a qualiÞed data bus grant (see DBG). Note that if all
devices assert DBB in conjunction with qualiÞed data bus grant and would normally
negate DBB after the last TA is asserted, the devices can ignore DBB because the
MPC8260 can generate DBB internally. The MPC8260Õs DBB signal, if enabled,
must be tied to a pull-up resistor.

The following is a summary of rules for arbitration:

¥

Preference among devices is determined at the request level. The MPC8260 supports
eight levels of bus requests.

¥

When no bus device is requesting the address bus, the MPC8260 parks the device
selected in the arbiter conÞguration register on the bus.

For more information, see Section 4.3.2.2, Ò60x Bus Arbiter ConÞguration Register
(PPC_ACR).
У

Advertising