Vicxvectcntl0, Vicxvectcntl1, Vicxvectcntl2 – Cirrus Logic EP93xx User Manual

Page 179: Vicxvectcntl3, Vicxvectcntl4, Vicxvectcntl5, Vicxvectcntl6, Vicxvectcntl7, Vicxvectcntl8, Vicxvectcntl9

Advertising
background image

DS785UM1

6-17

Copyright 2007 Cirrus Logic

Vectored Interrupt Controller

EP93xx User’s Guide

6

6

6

VIC2VectAddr6: 0x800C_0118 - Read/Write
VIC2VectAddr7: 0x800C_011C - Read/Write
VIC2VectAddr8: 0x800C_0120 - Read/Write
VIC2VectAddr9: 0x800C_0124 - Read/Write
VIC2VectAddr10: 0x800C_0128 - Read/Write
VIC2VectAddr11: 0x800C_012C - Read/Write
VIC2VectAddr12: 0x800C_0130 - Read/Write
VIC2VectAddr13: 0x800C_0134 - Read/Write
VIC2VectAddr14: 0x800C_0138 - Read/Write
VIC2VectAddr15: 0x800C_013C - Read/Write

Definition:

Vector Address Registers. The 32 VICxVectAdd0 through VICxVectAdd15
registers contain the ISR vector addresses, that is, the addresses of the ISRs
for the particular 16 interrupts that are vectored.

Bit Descriptions:

VectorAddr:

Contains ISR vector address.

VICxVectCntl0,

VICxVectCntl1,

VICxVectCntl2,

VICxVectCntl3,

VICxVectCntl4,

VICxVectCntl5,

VICxVectCntl6,

VICxVectCntl7,

VICxVectCntl8,

VICxVectCntl9,

VICxVectCntl10,

VICxVectCntl11,

VICxVectCntl12,

VICxVectCntl13,

VICxVectCntl14,

Advertising