Bkgrndoffset, Regis, Pattrnmask – Cirrus Logic EP93xx User Manual
Page 247
DS785UM1
7-65
Copyright 2007 Cirrus Logic
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
7
7
7
PattrnMask
Address: 0x8003_004C
Default: 0x0000_0000
Definition: Blink Pattern Mask register
Bit Descriptions:
RSVD:
Reserved - Unknown during read
PMASK:
Pattern Mask - Read/Write
The Blink Pattern Mask value that is written to this field
defines which bits of the PATRN field in the
register are used to validate a blink pixel:
0 - Bit used for comparison
1 - Bit not used for comparison
BkgrndOffset
Address: 0x8003_0050
Default: 0x0000_0000
Definition: Blink Background Color / Blink Offset value register
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RSVD
PMASK
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PMASK
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RSVD
BGOFF
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BGOFF