Cirrus Logic EP93xx User Manual
Page 678
21-22
DS785UM1
Copyright 2007 Cirrus Logic
I
2
S Controller
EP93xx User’s Guide
2
1
2
1
21
I2SRX2Rt
Address:
0x8082_0054 - Read Only
Default:
0x0000_0000
Definition:
Receive right data word for channel 2.
Bit Descriptions:
i2s_rx2_right:
Receive right data word for channel 2.
I2SRXLinCtrlData
Address:
0x8082_0058 - Read/Write
Default:
0x0000_0000
Definition:
Receive Line Control Data Register
Bit Descriptions:
RSVD:
Reserved. Unknown During Read. Must be written as “0”.
Left_Right_Justify: Receiver Data word Justification when being received on
the SDI line input.
0 - Left justification.
1 - Right justification.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
i2s_rx2_right
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
i2s_rx2_right
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RSVD
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RSVD
Left_Right_Justify
RXDIR