Cirrus Logic EP93xx - Manual (Page 195)

D
S
7
85U
M
1
7-1
3
C
o
pyr
ig
h
t 20
07
C
ir
ru
s
Lo
gic
Rast
er Engi
ne W
ith Ana
log/
LCD Inte
grate
d
Tim
ing
and
Inte
rf
a
c
e
EP93
xx U
ser
’s
G
u
ide
77
7
Table 7-3. Output Pixel Transfer Modes
Shift
Mode
Color
Mode Output
Mode
P(23) P(22) P(21) P(20) P(19) P(18) P(17) P(16) P(15) P(14) P(13) P(12) P(11) P(10) P(9) P(8) P(7) P(6) P(5) P(4) P(3) P(2) P(1) P(0)
0x0
0x0
0x4
0x8
single pixel
per clock up
to 24 bits
wide
R(1) R(0) G(1) G(0) B(1) B(0) R(7) R(6) R(5) R(4) R(3) R(2) G(7) G(6) G(5) G(4) G(3) G(2) B(7) B(6) B(5) B(4) B(3) B(2)
0x0 0x5
single 16-bit
565 pixel per
clock
R(3) R(2) G(5) G(4) B(3) B(2) R(4) R(3) R(2) R(1) R(0) R(4) G(5) G(4) G(3) G(2) G(1) G(0) B(4) B(3) B(2) B(1) B(0) B(4)
0x0 0x6
single 16-bit
555 pixel per
clock
R(3) R(2) G(3) G(2) B(3) P(2) R(4) R(3) R(2) R(1) R(0) R(4) G(4) G(3) G(2) G(1) G(0) G(4) B(4) B(3) B(2) B(1) B(0) B(4)
0x1
0x0
0x4
0x8
single 24-bit
pixel mapped
to 18 bits
each clk
X X X X X X R(7) R(6) R(5) R(4) R(3)
R(2)
*
G(7) G(6) G(5) G(4) G(3)
G(2)
*
B(7) B(6) B(5) B(4) B(3)
B(2)
*
0x1 0x5
single 16-bit
565 pixel
mapped to
18 bits each
clk
X X X X X X R(4) R(3) R(2) R(1) R(0)
R(4)
*
G(5) G(4) G(3) G(2) G(1)
G(0)
*
B(4) B(3) B(2) B(1) B(0)
B(4)
*
0x1 0x6
single 16-bit
555 pixel
mapped to
18 bits each
clk
X X X X X X R(4) R(3) R(2) R(1) R(0)
R(4)
*
G(4) G(3) G(2) G(1) G(0)
G(4)
*
B(4) B(3) B(2) B(1) B(0)
B(4)
*
0x2
0x0
0x8
progressive
scan
2 pixels per
shift clock
dual scan
P1(20)
R1(4)
*
P1(12)
G1(4)
*
P1(4)
B1(4)
*
P0(20)
R0(4)
*
P0(12)
G0(4)
*
P0(4)
B0(4)
*
P1(23)
R1(7)
P1(22)
G1(6)
P1(21)
G1(5)
P1(15)
G1(7)
P1(14)
G1(6)
P1(13)
G1(5)
P1(7)
B1(7) P1(6)
B1(6) P1(5)
B1(5) P0(23)
R0(7)
P0(22)
R0(6)
P0(21)
R0(5)
P0(15)
G0(7)
P0(14)
G0(6)
P0(13)
G0(5)
P0(7)
B0(7) P0(6)
B0(6) P0(5)
B0(5)
Lower
P(20)
R(4)
*
Lower
P(12)
G(4)
*
Lower
P(4)
B(4)
*
Upper
P(20)
R(4)
*
Upper
P(12)
G(4)
*
Upper
P(4)
B(4)
*
Lower
P(23)
R(7)
Lower
P(22)
R(6)
Lower
P(21)
R(5)
Lower
P(15)
G(7)
Lower
P(14)
G(6)
Lower
P(13)
G(5)
Lower
P(7)
B(7)
Lower
P(6)
B(6)
Lower
P(5)
B(5)
Upper
P(23)
R(7)
Upper
P(22)
R(6)
Upper
P(21)
R(5)
Upper
P(15)
G(7)
Upper
P(14)
G(6)
Upper
P(13)
G(5)
Upper
P(7)
B(7)
Upper
P(6)
B(6)
Upper
P(5)
B(5)
0x3
0x0
0x8
progressive
scan
4 pixels per
shift clock
dual scan
P3(14)
G3(6)
*
P3(6)
B3(6)
*
P2(14)
B2(6)
*
P2(6)
B2(6)
*
P1(14)
G1(6)
*
P1(6)
B1(6)
*
P0(14)
G0(6)
*
P0(6)
B0(6)
*
P3(23)
R3(7)
P3(22)
R3(6)
*
P3(15)
G3(7)
P3(7)
B3(7) P2(23)
R2(7)
P2(22)
R2(6)
*
P2(15)
G2(7)
P2(7)
B2(7) P1(23)
R1(7)
P1(22)
R1(6)
*
P1(15)
G1(7)
P1(7)
B1(7) P0(23)
R0(7)
P0(22)
R0(6)
*
P0(15)
G0(7)
P0(7)
B0(7)
Lower
P1(14)
G1(6)
*
Lower
P1(6)
B1(6)
*
Upper
P1(14)
G1(6)
*
Upper
P1(6)
B1(6)
*
Lower
P0(14)
G0(6)
*
Lower
P0(6)
B0(6)
*
Upper
P0(14)
G0(6)
*
Upper
P0(6)
B0(6)
*
Lower
P1(23)
R1(7)
Lower
P1(22)
R1(6)
*
Lower
P1(15)
G1(7)
Lower
P1(7)
B1(7)
Upper
P1(23)
R1(7)
Upper
P1(22)
R1(6)
*
Upper
P1(15)
G1(7)
Upper
P1(7)
B1(7)
Lower
P0(23)
R0(7)
Lower
P0(22)
R0(6)
*
Lower
P0(15)
G0(7)
Lower
P0(7)
B0(7)
Upper
P0(23)
R0(7)
Upper
P0(22)
R0(6)
*
Upper
P0(15)
G0(7)
Upper
P0(7)
B0(7)
0x4
0x0
0x8
progressive
scan
8 pixels per
shift clock
dual scan
P7(23)
R7
*
P6(23)
R6
*
P5(23)
R5
*
P4(23)
R4
*
P3(23)
R3
*
P2(23)
R2
*
P1(23)
R1
*
P0(23)
R0
*
P7(15)
G7
*
P7(7)
B7
*
P6(15)
G6
*
P6(7)
B6
*
P5(15)
G5
*
P5(7)
B5
*
P4(15)
G4
*
P4(7)
B4
*
P3(15)
G3
*
P3(7)
B3
*
P2(15)
G2
*
P2(7)
B2
*
P1(15)
G1
*
P1(7)
B1
*
P0(15)
G0
*
P0(7)
B0
*
Lower
P3(23)
R3
*
Upper
P3(23)
R3
*
Lower
P2(23)
R2
*
Upper
P2(23)
R2
*
Lower
P1(23)
R1
*
Upper
P1(23)
R1
*
Lower
P0(23)
R0
*
Upper
P0(23)
R0
*
Lower
P3(15)
G3
*
Lower
P3(7)
B3
*
Upper
P3(15)
G3
*
Upper
P3(7)
B3
*
Lower
P2(15)
G2
*
Lower
P2(7)
B2
*
Upper
P2(15)
G2
*
Upper
P2(7)
B2
*
Lower
P1(15)
G1
*
Lower
P1(7)
B1
*
Upper
P1(15)
G1
*
Upper
P1(7)
B1
*
Lower
P0(15)
G0
*
Lower
P0(7)
B0
*
Upper
P0(15)
G0
*
Upper
P0(7)
B0
*
0x5
0x0
0x8
2 2/3 pixels
per clock
X X X X X X X X X X X X X X X X G2 B2 R1 G1 B1 R0 G0 B0
X X X X X X X X X X X X X X X X B5 R4 G4 B4 R3 G3 B3 R2
X X X X X X X X X X X X X X X X R7 G7 B7 R6 G6 B6 R5 G5