1 main ahb bus arbiter, 1 main ahb bus arbiter -10, Table 2-1. ahb arbiter priority scheme -10 – Cirrus Logic EP93xx User Manual

Page 48

Advertising
background image

2-10

DS785UM1

Copyright 2007 Cirrus Logic

ARM920T Core and Advanced High-Speed Bus (AHB)
EP93xx User’s Guide

2

2

2

2.2.8.1 Main AHB Bus Arbiter

This Main AHB Bus Arbiter controls bus master arbitration for the AHB bus. The AHB bus has
eight master interfaces:

ARM920T

DMA controller

USB hosts (USB1, 2, 3)

Ethernet MAC

LCD/Raster

Raster Hardware Cursor.

These interfaces have an order of priority that is linked closely with the power saving modes
Halt and Standby. These power saving modes force the Arbiter to grant the default bus
master, in this case, the ARM920T.

The order of priority of the bus masters, from highest to lowest, is shown in

Table 2-1

.

The priority of the arbiter may be programmed via the BusMstrArb register in the Clock and
State Controller. The arbiter can also be programmed to degrant one of these masters: DMA,
USB Host or Ethernet MAC if an interrupt (IRQ or FIQ) is pending or being serviced. This
prevents one of these masters from blocking important interrupt service routines. These
masters are thereby prevented from accessing the bus, that is, their bus requests are
masked until the IRQ/FIQ is removed (by the Interrupt Service Routine). After the IRQ/FIQ is
removed, their bus requests will again be recognized. The default is to program the arbiter so
that it does not degrant any of these masters.

In normal operation, when the ARM920T is granted the bus and a request to enter Halt mode
is received, the ARM920T is de-granted from the AHB bus. Any other master requesting the
bus during Halt mode (according to it’s priority) will be granted the bus. In the case of entry
into Standby mode, the dummy master will be granted the bus, which simply performs IDLE
transfers. In this way, all the masters except the ARM920T can be used during Halt mode, but
are shutdown upon entry into Standby mode.

Table 2-1. AHB Arbiter Priority Scheme

Priority

Number

PRIORITY 00

(Reset value)

PRIORITY 01

PRIORITY 10

PRIORITY 11

1

Raster Cursor

Raster

Raster

Raster

2

MAC

Raster Cursor

Raster Cursor

DMA

3

USB

MAC

DMA

MAC

4

DMA

USB

USB

USB

5

ARM920T

ARM920T MAC

Raster

Cursor

6

Raster

DMA

ARM920T

ARM920T

Advertising