xx
©
Copyright 2007 Cirrus Logic, Inc.
DS785UM1
EP93xx User’s Guide
Table 11-1. Frame Bandwidth Allocation ....................................................................................................11-7
Table 11-2. OpenHCI Register Addresses................................................................................................11-11
Table 12-1. PCMCIA Address Memory Ranges..........................................................................................12-5
Table 12-2. PCMCIA Pin Usage..................................................................................................................12-5
Table 12-3. Supported 8-Bit Accesses........................................................................................................12-8
Table 12-4. Supported 16-Bit Accesses......................................................................................................12-8
Table 12-5. PCMCIA Legacy Usage ...........................................................................................................12-8
Table 12-6. Accesses to 8-Bit Attribute / Common / IO Memory.................................................................12-9
Table 12-7. Accesses to 16-Bit Attribute / Common / IO Memory...............................................................12-9
Table 12-8. Static Memory Controller (SMC) Register Map ......................................................................12-10
Table 13-1. Boot Device Selection ..............................................................................................................13-2
Table 13-2. Address Decoding for Synchronous Memory Domains ...........................................................13-3
Table 13-3. Synchronous Memory Address Decoding................................................................................13-4
Table 13-4. General SDRAM Initialization Sequence .................................................................................13-4
Table 13-5. Mode Register Command Decoding for 32-bit Wide Memory Bus ..........................................13-6
Table 13-6. Sync Memory CAS...................................................................................................................13-7
Table 13-7. Sync Memory RAS, Burst Type, and Write Burst Length.........................................................13-7
Table 13-8. Burst Length.............................................................................................................................13-7
Table 13-9. Chip Select Decoding...............................................................................................................13-9
Table 13-10. Memory Addressing Example ..............................................................................................13-11
Table 13-11. EP93xx SDRAM Address Ranges (16-Bit Wide Data Systems)..........................................13-12
Table 13-12. Address Bits Used for Chip Select .......................................................................................13-17
Table 13-13. Synchronous Memory Controller Registers .........................................................................13-17
Table 13-14. Synchronous Memory Command Encoding.........................................................................13-20
Table 14-1. Receive FIFO Bit Functions .....................................................................................................14-6
Table 14-2. Legal HDLC Mode Configurations .........................................................................................14-10
Table 14-3. HDLC Receive Address Matching Modes..............................................................................14-13
Table 14-4. UART1 Pin Functionality ........................................................................................................14-15
Table 14-5. DeviceCfg Register Bit Functions ..........................................................................................14-15
Table 15-1. UART2 / IrDA Modes ...............................................................................................................15-5
Table 15-2. IonU2 Pin Function...................................................................................................................15-5
Table 16-1. UART3 Pin Functionality ..........................................................................................................16-1
Table 16-2. DeviceCfg Register Bit Functions ............................................................................................16-2
Table 17-1. Bit Values to Select Ir Module ..................................................................................................17-3
Table 17-2. Address Offsets for End-of-Frame Data...................................................................................17-5
Table 17-3. MIR Frame Format...................................................................................................................17-9
Table 17-4. DeviceCfg.IonU2 Pin Function ...............................................................................................17-20
