Rockwell Automation 21G PowerFlex 750-Series AC Drives Programming Manual User Manual

Page 158

Advertising
background image

158

Rockwell Automation Publication 750-PM001J-EN-P - October 2014

Chapter 3

Drive Port 0 Parameters

DIA

G

NOSTICS

Sta

tus

Bit 16 “Running” – This bit indicates that the drive has successfully responded to a start signal. The “Active” (Bit 1) status bit will also be set at the
same time as the Running status. The “Running” bit will remain set while the drive’s control loops are active and during a controlled stop. The
“Running” bit will be clear due to any of the following conditions: drive stopped, drive coast stop, drive jogging, drive autotuning.
Bit 17 “Jogging” – This bit indicates that the drive has successfully responded to a jog signal. The “Active” (Bit 1) status bit will also be set at the
same time as the Jogging status. The “Jogging” bit will remain set while the drive’s control loops are active and during a controlled stop. The
“Jogging” bit will remain set after the jog signal is removed until the drive is stopped. The “Jogging” bit will be clear due to any of the following
conditions: drive stopped, drive coast stop, drive running, drive autotuning.
Bit 18 “Stopping” – Drive is attempting to bring the motor to rest due to a Stop command.
Bit 19 “DC Braking” – Drive is performing DC Braking.
Bit 20 “DB Active” – The Dynamic Brake is active.
Bit 21 “Speed Mode” – When set, the “Speed Mode” bit indicates that motor speed is the active regulation mode. This is the default case when
operating in non-vector control mode, since position and torque can only be controlled in vector control mode. The “Speed Mode” status bit will
clear due to any of the following conditions: drive operating in another regulation mode such as a position regulator, torque regulator, adjustable
voltage control mode. The “Speed Mode” status bit will also clear if the drive is not active (status bit 1 clear).
In cases where the control can automatically switch between speed and torque, such as SLAT FVC control modes, the “Speed Mode” bit will indicate
when speed control is active. In the “Sum” FVC control mode where the speed regulator's output is added to a torque reference, both the “Speed
Mode” and “Torque Mode” status bits will become set while the drive is active.
Bit 22 “PositionMode” – When set, the “PositionMode” bit indicates that motor position is the active regulation mode. Position control is only
available when the drive is operating in a vector control mode with a speed and position feedback device. The “Position Mode” status bit will clear
due to any of the following conditions: drive operating in a non-position regulation mode such as a speed regulator, torque regulator, adjustable
voltage control mode. The “PositionMode” status bit will also clear if the drive is not active (status Bit 1 clear).
Bit 23 “Torque Mode” – When set, the “Torque Mode” bit indicates that motor torque is the active regulation mode. Torque control is only available
when the drive is operating in a vector control mode. The “Torque Mode” status bit will clear due to any of the following conditions: drive operating
in another regulation mode such as a speed regulator, position regulator, adjustable voltage control mode. The “Torque Mode” status bit will also
clear if the drive is not active (status Bit 1 clear).
In cases where the control can automatically switch between speed and torque, such as SLAT FVC control modes, the “Torque Mode” bit will indicate
when torque control is active. In the “Sum” FVC control mode where the speed regulator’s output is added to a torque reference, both the “Speed
Mode” and “Torque Mode” status bits will become set while the drive is active.
Bit 24 “AtZero Speed” – When set, the “AtZero Speed” status bit indicates that the value of P131 [Active Vel Fdbk] is near zero. This status bit is set
when the feedback speed magnitude (sign independent) becomes less than the level set in P525 [Zero Speed Limit]. This bit will clear when the
speed exceeds twice the zero speed level.
Bit 25 “At Home” – This bit is set when the difference between P847 [Psn Fdbk] and P737 [Actual Home Psn] is within P726 [In Pos Psn Band].
Bit 26 “At Limit” – This bit is set when a bit in P945 [At Limit Status] is set. See P945 [At Limit Status] for more details.
Bit 27 “Cur Limit” –
Bit 28 “Bus Frq Reg” –
Bit 29 “Enable On” –
Bit 30 “Motor OL” – An excessive motor load exists.
Bit 31 “Regen” –

Fi

le

Grou

p

No.

Display Name
Full Name
Description

Values

Re

ad

-W

ri

te

Da

ta

T

ype

Advertising