4 ata drive features register-mbar + 0x3a64, 5 ata drive error register-mbar + 0x3a64, Ata drive features register – Freescale Semiconductor MPC5200B User Manual
Page 379: Ata drive error register
MPC5200B Users Guide, Rev. 1
11-14
Freescale Semiconductor
ATA Register Interface
11.3.3.4
ATA Drive Features Register—MBAR + 0x3A64
11.3.3.5
ATA Drive Error Register—MBAR + 0x3A64
Table 11-22. ATA Drive Features Register
msb 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
Reserved
W
Data
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 lsb
R
Reserved
W
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bits
Name
Description
0:7
Data
Register content is command dependent. Contents become command parameters when the
ATA drive command register is written.
8:31
—
Reserved
Table 11-23. ATA Drive Error Register
msb 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
Data
ABRT
Data
Reserved
W
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 lsb
R
Reserved
W
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bits
Name
Description
0:4
Data
Register content is command dependent. Contents become command parameters when the
ATA drive command register is written.
Register content is valid when BSY and DRQ bits are set to 0 and ERR bit is set to 1 in the
ATA drive status register. Register content is not valid when drive is in sleep mode.
5
ABRT
Bit is set to 1 to indicate requested command has been aborted, because command code or
a command parameter is invalid or some other error occurred.
0:7
Data
Register content is command dependent. Contents become command parameters when the
ATA drive command register is written.
Register content is valid when BSY and DRQ bits are set to 0 and ERR bit is set to 1 in the
ATA drive status register. Register content is not valid when drive is in sleep mode.
8:31
—
Reserved