Section 13-21, sdma initiator priority 20 register, Section 13-22, sdma initiator priority 24 register – Freescale Semiconductor MPC5200B User Manual

Page 451

Advertising
background image

MPC5200B Users Guide, Rev. 1

13-18

Freescale Semiconductor

BestComm DMA Registers—MBAR+0x1200

13.15.21 SDMA Initiator Priority 20 Register—MBAR + 0x1250

SDMA Initiator Priority 21 Register—MBAR + 0x1251

SDMA Initiator Priority 22 Register—MBAR + 0x1252

SDMA Initiator Priority 23 Register—MBAR + 0x1253

13.15.22 SDMA Initiator Priority 24 Register—MBAR + 0x1254

SDMA Initiator Priority 25 Register—MBAR + 0x1255

SDMA Initiator Priority 26 Register—MBAR + 0x1256

SDMA Initiator Priority 27 Register—MBAR + 0x1257

Table 13-21. SDMA Initiator Priority 20 Register

SDMA Initiator Priority 21 Register
SDMA Initiator Priority 22 Register
SDMA Initiator Priority 23 Register

msb 0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

R

IPR20

IPR21

W

RESET:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31 lsb

R

IPR22

IPR23

W

RESET:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

Bit

Name

Description

0:7

IPR20

Initiator Priority register for initiator 20.

Same bit layout as IPR0

8:15

IPR21

Initiator Priority register for initiator 21.

Same bit layout as IPR0

16:23

IPR22

Initiator Priority register for initiator 22.

Same bit layout as IPR0

24:31

IPR23

Initiator Priority register for initiator 23.

Same bit layout as IPR0

Table 13-22. SDMA Initiator Priority 24 Register

SDMA Initiator Priority 25 Register
SDMA Initiator Priority 26 Register
SDMA Initiator Priority 27 Register

msb 0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

R

IPR24

IPR25

W

RESET:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

Advertising