Figure 2-8. ethernet output port map—8 pins, Table 2-17. usb pin functions by pin (continued), 46 freescale semiconductor pinout tables – Freescale Semiconductor MPC5200B User Manual

Page 91: Pin / ball number function reset value description

Advertising
background image

MPC5200B Users Guide, Rev. 1

2-46

Freescale Semiconductor

Pinout Tables

Figure 2-8. Ethernet Output Port Map—8 Pins

Pin USB_9 Ball F03

GPIO

hi - z

GPIO
Simple General Purpose I/O

USB1

hi - z

USB1_OVRCRNT
USB1 Over Current

RESET Config.

hi - z

----

UART4, UART5

hi - z

INTERRUPT

Function

Port_conf

[12:15]

ETH_0

ETH_1

ETH_2

ETH_3

ETH_4

ETH_5

ETH_6

ETH_7

RST_CFG

-----

RST_CFG8

RST_CFG15

RST_CFG10

RST_CFG11

RST_CFG12

RST_CFG13

RST_CFG14

-----

GPIO

0000

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

USB2

0001

OUTPUT

OUTPUT

USB2_TXP

USB2_PRTPWR USB2_SPEED

USB2_SUSPEN
D

USB2_OE

USB2_TXN

ETH7

0010

ETH7_TXEN

ETH7_TXD_0

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

ETH7 / USB2

0011

ETH7_TXEN

ETH7_TXD_0

USB2_TXP

USB2_PRTPWR USB2_SPEED

USB2_SUSPEN
D

USB2_OE

USB2_TXN

ETH_18 no MD

0100

ETH18_TXEN

ETH18_TXD_0

ETH18_TXD_1

ETH18_TXD_2

ETH18_TXD_3

ETH18_TXERR OUTPUT

OUTPUT

ETH_18 w/ MD

0101

ETH18_w/MD_T
XEN

ETH18_w/MD_T
XD_0

ETH18_w/MD_T
XD_1

ETH18_w/MD_T
XD_2

ETH18_w/MD_T
XD_3

ETH18_w/MD_T
XERR

ETH18_w/MD_
MDC

ETH18_w/MD_
MDIO

ETH7 /
UART4e/J1850

1000

ETH7_TXEN

ETH7_TXD_0

OUTPUT

UART4e_TXD

J1850_TX

UART4e_RTS

OUTPUT

OUTPUT

ETH7 /J1850

1001

ETH7_TXEN

ETH7_TXD_0

OUTPUT

OUTPUT

J1850_TX

OUTPUT

OUTPUT

OUTPUT

UART4/5e/J1850 1010

OUTPUT

UART5e_TXD

UART5e_RTS

UART4_TXD

J1850_TX

UART4_RTS

OUTPUT

OUTPUT

UART5e/J1850

1011

OUTPUT

UART5e__TXD

UART5e_RTS

OUTPUT

J1850_TX

OUTPUT

OUTPUT

OUTPUT

J1850

1100

OUTPUT

OUTPUT

OUTPUT

OUTPUT

J1850_TX

OUTPUT

OUTPUT

OUTPUT

Table 2-17. USB Pin Functions by Pin (continued)

PIN / BALL NUMBER

Function

Reset

Value

Description

GPIO

Ethernet

RST_CFG

USB2

(output portion)

(Outputs)

Pin Drivers and MUX Logic

6

8

ETH_0

ETH_1

ETH_2

ETH_3

ETH_4

8

8

ETH_5

ETH_6

ETH_7

PSC5

5

PSC4

5

J1850

2

Advertising