26 sdma task 0 & task size 1 map, 27 sdma reserved register 1-mbar + 0x1268 – Freescale Semiconductor MPC5200B User Manual

Page 456

Advertising
background image

BestComm DMA Registers—MBAR+0x1200

MPC5200B Users Guide, Rev. 1

Freescale Semiconductor

13-23

13.15.26 SDMA task 0 & task Size 1 map

13.15.27 SDMA Reserved Register 1—MBAR + 0x1268

Bit

Name

Description

srcSize[1:0]

Each of the 16 tasks can be programmed to use the source and destination sizes
contained in one of the Task Size Registers. The task size information is used by the SDMA
module to determine the source and destination transfer size of the operands. When the
size contained the task descriptor is set to 2’b11 then the size field from the Task Size
Control register is selected.

srcSize[1:0] - source size

00 - Word (32 bit)

01 - Byte

10 - Word

11 - Word

destSize[1:0] - destination size

00 - Word (32 bit)

01 - Byte

10 - Word

11 - Word

Table 13-27. SDMA task Size Map

Offset

Register Name

Byte 0

Byte 1

Byte 2

Byte 3

Access

0x1260

task Size 0

TS[0:1]

TS[2:3]

TS[4:5]

TS[5:7]

R/W

0x1264

task Size 1

TS[8:9]

TS[10:11]

TS[12:13]

TS[14:15]

R/W

Bit

Name

Description

See Table 13-26 for details. Each task has 4 bits allocated (2 for source and 2 for
destination Size)

Table 13-28. SDMA Reserved Register 4

msb 0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

R

res1

W

RESET:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31 lsb

R

res1

W

RESET:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

Bit

Name

Description

0:31

res1

Reserved

Advertising