Altera Stratix GX Transceiver - Manual (Page 254)

9–28 Altera Corporation
Stratix GX Transceiver User Guide January 2005
Recommended Resets
***************************************************************/
`timescale 1ns/10ps
module reset_seq_tx_rx_rx_cruclk_rx_clkout (
rx_clkout,
inclk,
rx_cruclk,
sync_reset,
async_reset,
transmit_digitalreset,
receive_digitalreset,
pll_locked,
rx_freqlocked,
pll_areset,
txdigitalreset,
rxanalogreset,
rxdigitalreset
);
input inclk; //GXB input reference clock
input rx_cruclk; //Receive GXB input reference clock
input rx_clkout;//Receive recovered clock
input sync_reset; //Input: synchronous reset from the system
input async_reset; //Input: async reset from system
input transmit_digitalreset; //Input: Reset only the transmit
digital section
input receive_digitalreset; //Input : Reset the receiver section
input rx_freqlocked; //rx_freqlocked signal from receive;
Transition from 'lock to reference clock mode' to 'lock to data
mode'
input pll_locked; // Transmit PLL of GXB locked
output rxdigitalreset;//GXB Receive digital reset
output rxanalogreset;//Receive power down signal
output txdigitalreset; //GXB transmit digital reset
output pll_areset;//GXB power down signal
reg rxdigitalreset;
reg txdigitalreset;
reg pll_areset;
reg [2:0] state;
reg rxdigitalreset_rx_cruclk;
reg rxdigitalreset_rx_clkout_Q;
reg rxanalogreset;
parameter IDLE = 3'b000;
parameter STROBE_TXPLL_LOCKED = 3'b001;