Texas Instruments TMS320C3x User Manual

Page 212

Advertising
background image

Interrupts

7-28

Table 7–5. Reset, Interrupt, and Trap-Branch Locations for the TMS320C31

Microcomputer Boot Mode

Address

Name

Function

809FC1

INT0

External reset signal input

809FC2

INT1

External interrupt on the INT0 pin

809FC3

INT2

External interrupt on the INT1 pin

809FC4

INT3

External interrupt on the INT2 pin

809FC5

XINT0

External interrupt on the INT3 pin

809FC6

RINT0

Internal interrupt generated when
serial port 0 transmit buffer is
empty

809FC7

XINT1 (Reserved)

809FC8

RINT1 (Reserved)

809FC9

TINT0

Internal interrupt generated by
timer0

809FCA

TINT1

Internal interrupt generated by
timer1

809FCB

DINT

Internal interrupt generated by DMA
controller

809FCC–809FDF

Reserved

809FE0

TRAP0

Internal interrupt generated by
TRAP 0 instruction

809FE1

TRAP1

Internal interrupt generated by
TRAP 1 instruction

809FFB

TRAP27

Internal interrupt generated by
TRAP 27 instruction

809FFC–809FFF

Reserved

Advertising