Direct Memory Access (DMA)
2-25
Architectural Overview
Figure 2–10. DMA Controller
DMAADDR bus
DMADATA bus
DMA controller
Global-control register
Source-address register
Destination-address register
Transfer-counter register
Peripheral address bus
Peripheral data bus